
Table 28. 16-bit ADC characteristics (VREFH = VDDA, VREFL = VSSA) (continued)
Symbol
Description
Min.
Max.
Unit
Notes
SINAD
Signal-to-noise
plus distortion
See ENOB
6.02 × ENOB + 1.76
dB
THD
Total harmonic
distortion
16 bit differential mode
Avg=32
16 bit single-ended mode
Avg=32
—
–94
TBD
dB
SFDR
Spurious free
dynamic range
16 bit differential mode
Avg=32
16 bit single-ended mode
Avg=32
TBD
95
TBD
—
dB
EIL
Input leakage
error
IIn × RAS
mV
IIn =
leakage
current
(refer to
the MCU's
voltage
and
current
operating
ratings)
Temp sensor
slope
–40°C to 105°C
—
TBD
—
mV/°C
VTEMP25
Temp sensor
voltage
25°C
—
TBD
—
mV
1. All accuracy numbers assume the ADC is calibrated with VREFH = VDDA
2. Typical values assume VDDA = 3.0 V, Temp = 25°C, fADCK = 2.0 MHz unless otherwise stated. Typical values are for
reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power).
For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1MHz ADC conversion clock
speed.
4. 1 LSB = (VREFH - VREFL)/2N
5. Input data is 1 kHz sine wave.
Figure TBD
Figure 14. Typical TUE vs. ADC conversion rate 12-bit single-ended mode
Figure TBD
Figure 15. Typical ENOB vs. Averaging for 16-bit differential and 16-bit single-ended
modes
Peripheral operating requirements and behaviors
K60 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.
46
Preliminary
Freescale Semiconductor, Inc.