- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄102741 > MK52N512CLQ100 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK52N512CLQ100 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, LQFP-144 |
| 文件頁(yè)數(shù)： | 8/75頁(yè) |
| 文件大?。?/td> | 1832K |
| 代理商： | MK52N512CLQ100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)
5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
6. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for fast IRCLK mode. All peripheral
clocks disabled. Code executing from flash.
7. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for fast IRCLK mode. All peripheral
clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for fast IRCLK mode. All peripheral
clocks disabled.
9. Includes 32kHz oscillator current and RTC operation.
5.1.5.1 Diagram: Typical IDD_RUN operating behavior
The following data was measured under these conditions:
MCG in FEI mode (39.0625 kHz IRC), except for 1 MHz core (FBE)
All peripheral clocks disabled except FTFL
LVD disabled, USB regulator disabled
No GPIOs toggled
Code execution from flash
Figure 1. Run mode supply current vs. core frequency — all peripheral clocks disabled
The following data was measured under these conditions:
General
K52 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
16
Preliminary
Freescale Semiconductor, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705L5FUE | MROM, 4.2 MHz, MICROCONTROLLER, PQFP80 |
| MC908QC8CDXER | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MCIMX31VMN5CR2 | 532 MHz, MICROPROCESSOR, PBGA473 |
| MB95F108ANSPMC1 | 16-BIT, FLASH, 16.25 MHz, RISC MICROCONTROLLER, PQFP64 |
| MB89PV530-201CF | MICROCONTROLLER, CQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK52N512CMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK531BZ | 制造商:BROTHER 功能描述:12MM BLACK ON BLUE |
| MK53731 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SINGLE NUMBER PULSE TONE SWITCHABLE DIALER |
| MK53732 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:TONE PULSE DIALER WITH LAST NUMBER AND SAVE FUNCTION |
| MK53732A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:TONE PULSE DIALER WITH LAST NUMBER AND SAVE FUNCTION |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。