
27.4.15 Cache Data Storage (lower word) (FMC_DATAW3SnL)
The cache of thirty-two 64-bit entries is a 4-way, set-associative cache with 8 sets. The
ways are numbered 0-3 and the sets are numbered 0-7. In DATAWxSyU and
DATAWxSyL, x denotes the way, y denotes the set, and U and L represent upper and
lower word, respectively. This section represents data for the lower word (bits [31:0]) of
all 8 sets (n=0-7) in way 3.
Addresses: FMC_DATAW3S0L is 4001_F000h base + 2C4h offset = 4001_F2C4h
FMC_DATAW3S1L is 4001_F000h base + 2CCh offset = 4001_F2CCh
FMC_DATAW3S2L is 4001_F000h base + 2D4h offset = 4001_F2D4h
FMC_DATAW3S3L is 4001_F000h base + 2DCh offset = 4001_F2DCh
FMC_DATAW3S4L is 4001_F000h base + 2E4h offset = 4001_F2E4h
FMC_DATAW3S5L is 4001_F000h base + 2ECh offset = 4001_F2ECh
FMC_DATAW3S6L is 4001_F000h base + 2F4h offset = 4001_F2F4h
FMC_DATAW3S7L is 4001_F000h base + 2FCh offset = 4001_F2FCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
R
W
Reset
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FMC_DATAW3SnL field descriptions
Field
Description
31–0
data[31:0]
Bits [31:0] of data entry
27.5 Functional description
The FMC is a flash acceleration unit with flexible buffers for user configuration. Besides
managing the interface between the device and the flash memory, the FMC can be used
to restrict access from crossbar switch masters and customize the cache and buffers to
provide single-cycle system-clock data-access times. Whenever a hit occurs for the
prefetch speculation buffer, the cache, or the single-entry buffer, the requested data is
transferred within a single system clock.
Upon system reset, the FMC is configured to provide a significant level of buffering for
transfers from the flash memory:
Crossbar masters 0, 1, and 2 have read access to bank 0 and bank 1.
For bank 0 and bank 1:
Chapter 27 Flash Memory Controller (FMC)
K40 Sub-Family Reference Manual, Rev. 5, 8 May 2011
Freescale Semiconductor, Inc.
593