- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9070 > MK2727SLFTR (IDT, Integrated Device Technology Inc)IC VCXO/PLL CLK SYNTHESIZR 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | MK2727SLFTR |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 3/7頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC VCXO/PLL CLK SYNTHESIZR 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | PLL 時(shí)鐘合成器，VCXO |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 27MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
MK2727
LOW COST 27 MHZ VCXO
VCXO
IDT LOW COST 27 MHZ VCXO
3
MK2727
REV E 051310
External Component Selection
The MK2727 requires a minimum number of external
components for proper operation.
Decoupling Capacitor
A decoupling capacitor of 0.01F must be connected
between VDD (pin 2) and GND (pin 4), as close to these
pins as possible. For optimum device performance, the
decoupling capacitor should be mounted on the component
side of the PCB. Avoid the use of vias in the decoupling
circuit.
Series Termination Resistor
When the PCB trace between the clock output (CLK, pin 5)
and the load is over 1 inch, series termination should be
used. To series terminate a 50
trace (a commonly used
trace impedance), place a 33
resistor in series with the
clock line, as close to the clock output pin as possible. The
nominal impedance of the clock output is 20
.
Quartz Crystal
The MK2727 VCXO function consists of the external crystal
and the integrated VCXO oscillator circuit. To assure the
best system performance (frequency pull range) and
reliability, a crystal device with the recommended
parameters (shown below) must be used, and the layout
guidelines discussed in the following section shown must be
followed.
The frequency of oscillation of a quartz crystal is determined
by its “cut” and by the load capacitors connected to it. The
MK2727 incorporates on-chip variable load capacitors that
“pull” (change) the frequency of the crystal. The crystal
specified for use with the MK2727 is designed to have zero
frequency error when the total of on-chip + stray
capacitance is
14 pF.
Recommended Crystal Parameters:
Initial Accuracy at 25
° C±20 ppm
Temperature Stability
±30 ppm
Aging
±20 ppm
Load Capacitance
14 pf
Shunt Capacitance, C0
7 pF Max
C0/C1 Ratio
250 Max
Equivalent Series Resistance
35
Max
The external crystal must be connected as close to the chip
as possible and should be on the same side of the PCB as
the MK2727. There should be no vias between the crystal
pins and the X1 and X2 device pins. There should be no
signal traces underneath or close to the crystal.
Crystal Tuning Load Capacitors
The crystal traces should include pads for small fixed
capacitors, one between X1 and ground, and another
between X2 and ground. The need for these capacitors is
determined at system prototype evaluation, and is
influenced by the particular crystal used (manufacture and
frequency) and by PCB layout. The typical required
capacitor value is 1 to 4 pF.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9260US24Z | IC XDCP DUAL 256TAP 50K 24-SOIC |
| IDTCSP2510DPGG8 | IC CLK DVR PLL ZDB 1:10 24TSSOP |
| X9260US24Z-2.7 | IC XDCP DUAL 256TAP 50K 24-SOIC |
| 74AC139SJX | DECODER/DEMUX 1-OF-4 16SOP |
| IDTCSP2510DPG8 | IC CLK DVR PLL ZDB 1:10 24TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK2727STR | 功能描述:IC VCXO/PLL CLK SYNTHESIZR 8SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MK2731-03C | 制造商:ICS 制造商全稱:ICS 功能描述:MPEG Audio Clock Synthesizer |
| MK2731-03S | 制造商:ICS 制造商全稱:ICS 功能描述:MPEG Audio Clock Synthesizer |
| MK2731-03STR | 制造商:ICS 制造商全稱:ICS 功能描述:MPEG Audio Clock Synthesizer |
| MK2731-04C | 制造商:ICS 制造商全稱:ICS 功能描述:MPEG Audio Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。