icrel, Inc.
MIC2586/MIC2586R
ecember 2012
16
M9999-122012
Power Good (PWRGD) Output Signals
For the MIC2586-1/MIC2586R-1, the power good output
signal PWRGD1 will be high impedance when the FB pin
voltage is higher than the V
FBH
threshold and will pull
down to GND when the FB pin voltage is lower than the
V
FBL
threshold. For the MIC2586-2/MIC2586R-2, power-
good output signal /PWRGD1 will pull down to GND
when the FB pin voltage is higher than the V
FBH
threshold and will be high impedance when the FB pin
voltage is lower than the V
FBL
threshold. Hence, the (1)
parts have an active-HIGH PWRGDx signal and the (2)
parts have an active-LOW /PWRGDx output. PWRGDx
(or /PWRGDx) may be used as an enable signal for one
or more DC/DC converter modules or for other system
functions. When used as an enable signal, the time
necessary for the PWRGDx (or /PWRGDx) signal to pull-
up (when in high impedance state) will depend upon the
(RC) load at the respective PWRGD pin.
PWRGD output signals PWRGD2 (/PWRGD2) and
PWRGD3 (/PWRGD3) are asserted after the assertion
of PWRGD1 (/PWRGD1) by a user-programmable time
delay set by an external capacitor (CPG) from the
controller's PGTIMER pin (Pin 7) to GND. An expression
for the time delay to assert PWRGD2 (or /PWRGD2)
after PWRGD1 (or /PWRGD1) asserts is given by:
PG2
P
PG
2)
PG(1
V
I
C
?/DIV>
=
Eq. 9
where V
PG2
(0.625V, typically) is the PWRGD2 (or
/PWRGD2) threshold voltage for PGTIMER and I
CPG
(7礎, typically) is the internal PGTIMER pin charging
current. Similarly, an expression for the time delay to
assert PWRGD3 (or /PWRGD3) after PWRGD1 (or
/PWRGD1) asserts is given by:
PG3
P
PG
3)
PG(1
V
I
C
?/DIV>
=
Eq. 10
where V
PG3
(1.25V, typically) is the PWRGD3 (or
/PWRGD3) threshold voltage for PGTIMER. Therefore,
PWRGD2 (or /PWRGD2) will be delayed after the
assertion of PWRGD1 (or /PWRGD1) by:
(礔)
C
90
(ms)
PG
2)
PG(1
?/DIV>
E
Eq. 11
PWRGD3 (/PWRGD3) follows the assertion of PWRGD1
(/PWRGD1) by a delay:
(礔)
C
180
(ms)
PG
3)
PG(1
?/DIV>
E
Eq. 12
For example, for a C
PG
of 0.1礔, PWRGD2 (or
/PWRGD2) will be asserted 9ms after PWRGD1 (or
/PWRGD1). PWRGD3 (or /PWRGD3) will then be
asserted 9ms after PWRGD2 (or /PWRGD2) and 18ms
after the assertion of PWRGD1 (or /PWRGD1). The
relationships between V
OUT
, V
FBH
, PWRGD1, PWRGD2,
and PWRGD3 are shown in Figures 5 and 6.
Each PWRGD output pin is connected to an open-drain,
N-channel   transistor   implemented   with   high-voltage
structures. These transistors are capable of operating
with pull-up resistors to supply voltages as high as 100V.
相關代理商/技術參數(shù) |
參數(shù)描述 |
MIC2586R-2YM |
功能描述:熱插拔功率分布 Positive High Voltage Hot-Swap Controller/Sequencer - Lead Free
RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
MIC2586R-2YM TR |
功能描述:熱插拔功率分布 Positive High Voltage Hot-Swap Controller/Sequencer - Lead Free
RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
MIC2587-1BM |
功能描述:IC CTRLR HOTSWAP 1CHAN POS 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內(nèi)部開關:是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件 |
MIC2587-1BM TR |
功能描述:IC CTRLR HOT SWAP POS HV 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內(nèi)部開關:是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件 |
MIC2587-1YM |
功能描述:熱插拔功率分布 Positive High Voltage Hot-Swap Controller - Lead Free
RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |