參數(shù)資料
型號(hào)： MH32D72KLH-10
廠商： Mitsubishi Electric Corporation
英文描述： 2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
中文描述： 2415919104位（33554432 - Word的72位），雙數(shù)據(jù)速率同步DRAM模塊
文件頁(yè)數(shù)： 25/38頁(yè)
文件大?。?/td> 327K
代理商： MH32D72KLH-10
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
MH32D72AKLA-10,-75
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0398-1.1
24.Nov.2000
Preliminary Spec.
Some contents are subject to change without notice.
25
WRITE
After tRCD from the bank activation, a WRITE command can be issued. 1st input data is set from the
WRITE command with data strobe input, following (BL-1) data are written into RAM, when the Burst
Length is BL. The start address is specified by A11,A9-A0, and the address sequence of burst data is
defined by the Burst Type. A WRITE command may be applied to any active bank, so the row precharge
time (tRP) can be hidden behind continuous input data by interleaving the multiple banks. From the last
data to the PRE command, the write recovery time (tWRP) is required. When A10 is high at a WRITE
command, the auto-precharge(WRITEA) is performed. Any command(READ,WRITE,PRE,ACT) to the
same bank is inhibited till the internal precharge is complete. The next ACT command can be issued after
tDAL from the last input data cycle.
WRITE with Auto-Precharge (BL=8)
Command
A0-9,11
A10
BA0,1
DQ
ACT
Xa
00
WRITE
1
00
ACT
Xb
00
tRC
D
Da0
DQS
/CLK
CLK
Da1
Da2
Da3
Da4
Da5
Da6
Da7
tDAL
Xa
Y
Xb
Multi Bank Interleaving WRITE (BL=8)
Command
A0-9,11
A10
BA0,1
DQ
ACT
Xa
00
WRITE
00
WRITE
0
0
10
ACT
Xb
10
0
10
tRC
D
tRC
D
PRE
0
00
PRE
DQS
/CLK
CLK
Da0
Da1
Da2
Da3
Da4
Da5
Da6
Da7
Db0
Db1
Db2
Db3
Db4
Db5
Db6
Db7
Xa
Ya
Yb
Xb
Module input and output timing.
Module input and output timing.
相關(guān)PDF資料
PDF描述
MH32D72KLH-75 2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH32S72AQJA-7 ER 3C 3#16S PIN RECP
MH32S72AQJA-8 ER 3C 3#16S SKT RECP
MH32S72QJA-8 2415919104-BIT ( 33554432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH32S72BAFA-7 Circular Connector; No. of Contacts:18; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-18 RoHS Compliant: No
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MH32D72KLH-75 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH32FAD 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH32FAD-R 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH32FAG 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH32FAG-R 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*