- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371106 > MH32D64KQH-75 (Mitsubishi Electric Corporation) 5.0 A 1.0MHZ FULLY INTEG PDF資料下載
參數(shù)資料
| 型號(hào)： | MH32D64KQH-75 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 5.0 A 1.0MHZ FULLY INTEG |
| 中文描述： | 2147483648位（33554432字64位），雙數(shù)據(jù)速率同步DRAM模塊 |
| 文件頁數(shù)： | 4/40頁 |
| 文件大小： | 350K |
| 代理商： | MH32D64KQH-75 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
MH32D64KQH-75,-10
2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0417-0.2
17.May.2001
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MITSUBISHI
ELECTRIC
4
PIN FUNCTION
CK0-2,/CK0-2
Input
Clock: CK0-2 and /CK0-2 are differential clock inputs. All address and control
input signals are sampled on the crossing of the positive edge of CK0-2 and
negative edge of /CK0-2. Output (read) data is referenced to the crossings of
CK0-2 and /CK0-2 (both directions of crossing).
CKE0
Input
Clock Enable: CKE0 controls internal clock. When CKE0 is low, internal clock
for the following cycle is ceased. CKE0 is also used to select auto / self
refresh. After self refresh mode is started, CKE0 becomes asynchronous
input. Self refresh is maintained as long as CKE0 is low.
/S0
Input
Chip Select: When /S0 is high, any command means No Operation.
/RAS, /CAS, /WE
Input
Combination of /RAS, /CAS, /WE defines basic commands.
A0-12
Input
A0-12 specify the Row / Column Address in conjunction with BA0,1. The Row
Address is specified by A0-12. The Column Address is specified by A0-9.
A10 is also used to indicate precharge option. When A10 is high at a read / write
command, an auto precharge is performed. When A10 is high at a precharge
command, all banks are precharged.
BA0-1
Input
DQ 0-64
Input / Output
DQS0-7
Vdd, Vss
Power Supply
Power Supply for the memory array and peripheral circuitry.
Bank Address: BA0-1 specifies one of four banks in SDRAM to which a command
is applied. BA0-1 must be set with ACT, PRE, READ, WRITE commands.
Data Input/Output: Data bus
Data Strobe: Output with read data, input with write data. Edge-aligned with read
data, centered in write data. Used to capture write data.
SYMBOL
TYPE
DESCRIPTION
Input
Vref
Input
SSTL_2 reference voltage.
Vddspd
Power Supply
Power Supply for SPD
SDA
Input / Output
This is a bidirectional pin used to transfer data into or out of the SPD EEPROM.
A resistor must be connected to Vdd to act as a pullup.
SCL
Input / Output
This signal is used to clock data into and out of the SPD EEPROM. A resistor
may be connected from the SCL to Vdd to act as a pullup.
SA0-2
Address pins used to select the Serial Presence Detect.
Input
DM0-7
Input / Output
Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM0-7 is
sampled HIGH along with that input data during a WRITE access. DM0-7 is sampled on both
edges of DQS0-7. Although DM pins are input only, the DM0-7 loading matches the DQ0-63 and
DQS0-7 loading.
VddID
Vdd identification flag
Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MH32D64AKQJ-10 | Circular Connector; No. of Contacts:56; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:24-4 RoHS Compliant: No |
| MH32D64AKQJ-75 | Circular Connector; No. of Contacts:61; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:24-61 RoHS Compliant: No |
| MH32D64KQH-10 | 2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72AKLA-10 | JT 53C 53#22 SKT GRND PLUG |
| MH32D72AKLA-75 | Circular Connector; No. of Contacts:79; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:20; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:20-35 RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MH32D72AKLA-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72AKLA-75 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72AKLB-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72AKLB-75 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
| MH32D72KLH-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。