- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371106 > MH28S72PJG-7 (Mitsubishi Electric Corporation) KPSE 19C 19#20 SKT RECP PDF資料下載
參數(shù)資料
| 型號(hào)： | MH28S72PJG-7 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | KPSE 19C 19#20 SKT RECP |
| 中文描述： | 9663676416位（134217728 - Word的72位）同步動(dòng)態(tài)隨機(jī)存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 55/57頁(yè) |
| 文件大?。?/td> | 954K |
| 代理商： | MH28S72PJG-7 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)
9,663,676,416-BIT ( 134,217,728-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
MH28S72PJG -5,-6,-7
27/Mar. /2001
MIT-DS-406-0.2
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MITSUBISHI
ELECTRIC
EEPROM Components A.C. and D.C. Characteristics
Limits
Typ.
3.3
0
Min.
3.0
Max.
3.6
V
V
V
V
0
0
Supply Voltage
Supply Voltage
Input High Voltage
Input Low Voltage
V
CC
V
SS
V
IH
-0.3
V
IL
V
OL
Symbol
Parameter
Units
Vccx0.3
Vddx0.7
V
Output Low Voltage
0.4
EEPROM A.C.Timing Parameters
(Ta=0 to 70
°C
)
Limits
Min.
Max.
80
KHz
ns
us
100
7.0
6.7
SCL Clock Frequency
Noise Supression Time Constant at SCL, SDA inputs
SCL Low to SDA Data Out Valid
Time the Bus Must Be Free before a New
Transmission Can Start
fSCL
TI
TAA
TBUF
us
0.3
6.7
Symbol
Parameter
Units
4.5
us
Start Condition Hold Time
THD:STA
4.5
us
Clock Low Time
TLOW
6.7
us
us
Clock High Time
Start Condition Setup Time
THIGH
TSU:STA
0
500
us
ns
Data In Hold Time
Data In Setup Time
THD:DAT
TSU:DAT
1
1
us
SDA and SCL Rise Time
TR
ns
SDA and SCL Fall Time
TF
us
Stop Condition Setup Time
TSU:STO
6.7
ns
Data Out Hold Time
TDH
300
ms
Write Cycle Time
TWR
tWR is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle.
300
15
SCL
SDA
IN
T
SU:STA
T
HD:STA
T
F
T
LOW
T
HIGH
T
R
T
HD:DAT
T
SU:DAT
T
SU:STO
T
BUF
SDA
OUT
T
AA
T
DH
54
55
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MH2M365CXJ-5 | HYPER PAGE MODE 75497472-BIT ( 2097152-WORD BY 36-BIT ) DYNAMIC RAM |
| MH2M365CNXJ-5 | HYPER PAGE MODE 75497472-BIT ( 2097152-WORD BY 36-BIT ) DYNAMIC RAM |
| MH2M365CNXJ-6 | HYPER PAGE MODE 75497472-BIT ( 2097152-WORD BY 36-BIT ) DYNAMIC RAM |
| MH2M365CXJ-6 | HYPER PAGE MODE 75497472-BIT ( 2097152-WORD BY 36-BIT ) DYNAMIC RAM |
| MH2M365CXJ-7 | HYPER PAGE MODE 75497472-BIT ( 2097152-WORD BY 36-BIT ) DYNAMIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MH28TAD | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
| MH28TAD-R | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
| MH28TAG | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
| MH28TAG-R | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
| MH28TBD | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。