- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367358 > HYB25D256800BT-6 ?256Mbit (32Mx8) DDR333 (2.5-3-3)? PDF資料下載
參數(shù)資料
| 型號： | HYB25D256800BT-6 |
| 英文描述： | ?256Mbit (32Mx8) DDR333 (2.5-3-3)? |
| 中文描述： | ？的256Mbit（32Mx8）DDR333內(nèi)存（2.5-3-3）？ |
| 文件頁數(shù)： | 44/76頁 |
| 文件大?。?/td> | 1218K |
| 代理商： | HYB25D256800BT-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
HYB25D128400/800/160AT(L)
128-Mbit Double Data Rate SDRAM
Page 44 of 76
2002-05-06
Power-Down
Power-down is entered when CK
E
is registered LO
W
(no accesses can be in progress). If power-down
occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs
when there is a row active in any bank, this mode is referred to as active power-down.
E
ntering power-down
deactivates the input and output buffers, excluding CK, CK and CK
E
. The DLL is still running in Power Down
mode, so for maximum power savings, the user has the option of disabling the DLL prior to entering Power-
down. In that case, the DLL must be enabled after exiting power-down, and 200 clock cycles must occur
before a Read command can be issued. In power-down mode, CK
E
Low and a stable clock signal must be
maintained at the inputs of the DDR SDRAM, and all other input signals are “Don’t Care”.
H
owever, power-
down duration is limited by the refresh requirements of the device, so in most applications, the self refresh
mode is preferred over the DLL-disabled power-down mode.
The power-down state is synchronously exited when CK
E
is registered
H
I
GH
(along with a
N
op or Deselect
command). A valid, executable command may be applied one clock cycle later.
Power Down
t
IS
t
IS
CK
CK
CK
E
Command
N
o column
access in
progress
VALID
N
OP
VALID
Don’t Care
E
xit
power down
mode
E
nter Power Down mode
(Burst Read or
W
rite operation
must not be in progress)
N
OP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D256800BT-7 | ?256Mbit (32Mx8) DDR266A (2-3-3)? |
| HYB25D256800BT-8 | ?256Mbit (32Mx8) DDR200 (2-2-2) ? |
| HYB25D256800T-7 | DDR Synchronous DRAM |
| HYB25D256800T-7.5 | DDR Synchronous DRAM |
| HYB25D256800T-8 | DDR Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D256800BT-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-Mbit Double Data Rate SDRAM, Die Rev. B |
| HYB25D256800BT-7F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256 Mbit Double Data Rate SDRAM |
| HYB25D256800BT-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256 Mbit Double Data Rate SDRAM |
| HYB25D256800BTL-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256 Mbit Double Data Rate SDRAM |
| HYB25D256800BTL-5A | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256MBit Double Data Rata SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。