- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1954 > MCZ33781EKR2 (Freescale Semiconductor)IC MASTER DSI 2.02 DIFF 32-SOIC PDF資料下載
參數(shù)資料
| 型號： | MCZ33781EKR2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 20/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MASTER DSI 2.02 DIFF 32-SOIC |
| 標準包裝： | 1,000 |
| 應用： | 車載系統(tǒng) |
| 接口： | SPI |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 封裝/外殼： | 32-BSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 供應商設備封裝： | 32-SOICW 裸露焊盤 |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
27
33781
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
message look like the CRC bits of an 8-bit response and
almost certainly would not be correct. Because the response
is incomplete and the CRC check is probably not valid, this
response is not useful.
The long word to short word message size transition
normally only occurs after setting up the DBUS peripherals.
During address setup, a message with address 0000 is sent
to attempt to set the address of the next peripheral on the
daisy-chained bus. Before any peripherals have been
assigned an address, their bus switches are opened so the
addressing message only goes to the first peripheral in line.
As each peripheral gets an address, it closes its bus switch
so the next address assignment command can reach the next
peripheral in line on the bus. Each peripheral responds to an
address assignment only once (during the next message
after the command that set its address). After the last
peripheral has been assigned an address, any subsequent
address assignments will receive no response. When the
master MCU fails to receive a response, it knows it has
passed the last peripheral. At this point, short word messages
may be sent. The first such message will have no meaningful
response associated with it.
The first message after reset is also a special case,
because there was no previous message, therefore there will
be no meaningful response during the first message transfer.
Figure 23. Logic Block Diagram
LOGIC BLOCK DIAGRAM DESCRIPTION
Figure 23, Logic Block Diagram, shows a block diagram of
the major logic blocks in the IC.
SPI0
The SPI0 is a standard slave serial peripheral interface.
This interface provides two-way communications between
the IC and an MCU. The MCU can write to registers that
control the operation of the IC, and read back the conditions
in the IC using the SPI. It can also write data to be sent out
on the DBUS, and read data that was returned on the DBUS.
The register pointer and bit pointer are used to control which
registers and bits are being written to, and read from using
the SPI. Its operation is described in detail in the section
entitled SPI0 COMMUNICATIONS on page 22.
The register set consists of transmit, receive, control, and
status registers. They are written and read using the SPI0
interface, and are affected by events in the IC. Detailed
descriptions of their operation and use can be found in
SPI1
The SPI1 is a slave serial peripheral interface. It operates
asynchronously to the SPI0. It uses 16-bit transfers and is
read only. The MOSI function is not implemented. SPI1 only
reads the SPI1 8 16-bit circular buffer registers.
data
VSUP voltage
compare
addr
10
push
DSIFn
HZN
DSISn
SCLK0
Tx not empty
16
4
stat
data
idle mode
over currentN
receiver sumN
receiver highN
data 16
stat
5
16
CRC
check
CRC
check
Filter
16
PORB
1/3RD BIT CLOCK
RSTB
MOSI0
CSB0
data
enN
abort
SPI0
reg pointer
bit pointer
Addressed Rx Buffer
data
stat
data
stat
data
stat
data
stat
Addressed Tx Buffer
data
CRC
generate
CRC
check
DBUS XFER
STATE MACHINE
pop
receiver lowN
MISO0
FREQUENCY
SPREADING and
CLOCK DIVIDERS
CLK 64
MHz
control regs
enable regs
poly regs
seed regs
length regs
spread dev
spread fsel
mask ID
check pattern
test mode regs
Sample
signal mode
over currentN
Filter
over tempN
Filter
slave
addr
x pop
ptr
SPI1 Registers
data
addr
data
addr
data
addr
data
addr
SCLK1
CSB1
MISO1
4
Filter
Misc. Functions
Bus switch
over temp
Filter
Loop
Mode
Mux
Loop Sel
SPI1
BUS Driver/Receiver Logic
Filter
相關PDF資料 |
PDF描述 |
|---|---|
| MCZ33784EFR2 | IC SENSOR DBUS DSI 2.02 16-SOIC |
| MCZ33793EF | IC DSI SLAVE REMOTE SENS 16-SOIC |
| MCZ33797EKR2 | IC SQUIB DRIVER 2CHAN 32-SOIC |
| MCZ33884EG | IC MULTIPLE CONTACT MON 24-SOIC |
| MCZ33905BD3EK | IC SBC CAN HS 3.3V 54SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33784EF | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33789AE | 功能描述:網絡控制器與處理器 IC Airbag ASSP RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33789AE/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Airbag System Basis Chip (SBC) with Power Supply and PSI5 Sensor Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。