- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359645 > MCZ33742EGR2 (飛思卡爾半導(dǎo)體(中國)有限公司) System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver PDF資料下載
參數(shù)資料
| 型號： | MCZ33742EGR2 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | CAN |
| 英文描述： | System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver |
| 中文描述： | 系統(tǒng)基礎(chǔ)芯片的增強(qiáng)型（SBC）的高速CAN收發(fā)器 |
| 文件頁數(shù)： | 36/65頁 |
| 文件大小： | 1158K |
| 代理商： | MCZ33742EGR2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
36
33742
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
Figure 21. CAN Signals in TXRX and Sleep Modes
CAN IN SLEEP MODE WITH WAKE-UP ENABLE
When the CAN interface is in Sleep mode with wake-up
enable, the CAN bus traffic is detected. The CAN bus wake-
up is a pattern wake-up.
PATTERN WAKE-UP
In order to wake up the CAN interface, the following criteria
must be fulfilled:
The CAN interface wake-up receiver must receive a series
of three consecutive valid dominant pulses, each of which
must be longer than 500 ns and shorter than 500
μ
s.
The distance between 2 pulses must be lower than 500
μ
s.
The three pulses must occur within a time frame of 1.0 ms.
The pattern wake-up of the 33742 CAN interface allow
wake-up by any CAN message content.
Figure 22
below illustrates the CAN signals during a CAN
bus Sleep state and wake-up sequence.
Figure 22. CAN Bus Signal During Can Sleep State and Wake-Up Sequence
CANL
CANH
TXD
RXD
Ground
2.5 V
CANL Dominant
CANH Dominant
CANL/CANH Recessive
CAN in TXRX Mode
CAN in Sleep Mode
(Wake-Up Enable or Disable)
CAN in TXRX Mode
(Controlled by SPI Command)
CANL
CANH
TXD
RXD
Ground
2.5 V
CANL Dominant
CANH Dominant
CANL/CANH Recessive
CAN in TXRX Mode
CAN in Sleep Mode (Wake-Up Enable)
Incoming CAN Message
CANL Dominant
CANH Dominant
CANL Dominant
CANH Dominant
CANL Dominant
CANH Dominant
WU Receiver
Internal Wake-Up Signal
Min 500 ns
Max 500
μ
s
CAN Bus Sleep State
Pulse # 1
Pulse # 2
Pulse # 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCZ33742SEG | System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver |
| MCZ33742SEGR2 | System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver |
| MC68HC908GR8BMFA | Microcontrollers |
| MC68HC908GR8BVFA | Microcontrollers |
| MC68HC908QT2A | Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33742SEG | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SBC-E-HS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33742SEGR2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SBC-E-HS-CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33780EG | 功能描述:多路器開關(guān) IC DBUS MASTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開關(guān)數(shù)量:4 開啟電阻（最大值）:7 Ohms 開啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 傳播延遲時(shí)間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UQFN-16 |
| MCZ33780EG | 制造商:Freescale Semiconductor 功能描述:DUAL DBUS MASTER INTERFACE 16SOIC |
| MCZ33780EGR2 | 功能描述:多路器開關(guān) IC DBUS MASTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開關(guān)數(shù)量:4 開啟電阻（最大值）:7 Ohms 開啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 傳播延遲時(shí)間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UQFN-16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。