- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2013 > MCP79402T-I/MNY (Microchip Technology)IC RTCC 64BIT SRAM I2C 8TDFN PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP79402T-I/MNY |
| 廠(chǎng)商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 14/15頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC RTCC 64BIT SRAM I2C 8TDFN |
| 標(biāo)準(zhǔn)包裝： | 3,300 |
| 類(lèi)型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，閏年，方波輸出，SRAM，唯一 ID |
| 存儲(chǔ)容量： | 64B |
| 時(shí)間格式： | HH:MM:SS（12/24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線(xiàn)串口 |
| 電源電壓： | 1.8 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-WFDFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 8-TDFN（2x3） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)
MCP7940X
DS25009C-page 8
2011 Microchip Technology Inc.
4.0
I2C BUS CHARACTERISTICS
4.1
I2C Interface
The MCP7940X supports a bidirectional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus has to be controlled
by a master device which generates the Start and Stop
conditions, while the MCP7940X works as slave. Both
master and slave can operate as transmitter or receiver
but the master device determines which mode is
activated.
4.1.1
BUS CHARACTERISTICS
The following bus protocol has been defined:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
4.1.1.1
Bus not Busy (A)
Both data and clock lines remain high.
4.1.1.2
Start Data Transfer (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
4.1.1.3
Stop Data Transfer (C)
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must end with a Stop condition.
4.1.1.4
Data Valid (D)
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
4.1.1.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an Acknowledge signal after the reception of
each byte. The master device must generate an extra
clock pulse which is associated with this Acknowledge
bit.
A device that acknowledges must pull down the SDA
line during the Acknowledge clock pulse in such a way
that the SDA line is stable-low during the high period of
the Acknowledge-related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
slave (MCP7940X) will leave the data line high to
enable the master to generate the Stop condition.
FIGURE 4-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
Note:
The MCP7940X does not generate any
Acknowledge bits while an internal Unique
ID programming cycle is in progress, but
the user may still access the SRAM and
RTCC registers.
Address or
Acknowledge
Valid
Data
Allowed
to Change
Stop
Condition
Start
Condition
SCL
SDA
(A)
(B)
(D)
(C)
(A)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP7940MT-I/ST | IC RTCC I2C 64B SRAM 8-TSSOP |
| MCP7940NT-I/MNY | IC RTCC 64B SRAM GP I2C 8TDFN |
| MCP79412-I/SN | IC RTCC 64BIT SRAM I2C 8SOIC |
| MCP79522T-I/MS | IC RTCC SPI 64B SRAM 10-MSOP |
| MCP795W22T-I/ST | IC RTCC 2KB EE WD/EVENT 14TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP7940M | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:Low-Cost I2Ca?￠ Real-Time Clock/Calendar with SRAM |
| MCP7940M-I/MS | 功能描述:實(shí)時(shí)時(shí)鐘 I2C RTCC 64B SRAM No VBAT RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線(xiàn)接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| MCP7940M-I/P | 功能描述:實(shí)時(shí)時(shí)鐘 I2C RTCC 64B SRAM No VBAT RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線(xiàn)接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| MCP7940M-I/SN | 功能描述:實(shí)時(shí)時(shí)鐘 I2C RTCC 64B SRAM No VBAT RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線(xiàn)接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| MCP7940M-I/ST | 功能描述:實(shí)時(shí)時(shí)鐘 I2C RTCC 64B SRAM No VBAT RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線(xiàn)接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。