參數(shù)資料
型號(hào)： MCP6271R
廠商： Microchip Technology Inc.
英文描述： 170 レA, 2 MHz Rail-to-Rail Op Amp
中文描述： 170レ甲，2 MHz的軌到軌運(yùn)算放大器
文件頁(yè)數(shù)： 12/34頁(yè)
文件大?。?/td> 1118K
代理商： MCP6271R
MCP6271/1R/2/3/4/5
DS21810E-page 12
2006 Microchip Technology Inc.
4.0
APPLICATION INFORMATION
The MCP6271/1R/2/3/4/5 family of op amps is
manufactured using Microchip’s state of the art CMOS
process, specifically designed for low cost, low power
and general purpose applications. The low supply
voltage, low quiescent current and wide bandwidth
make the MCP6271/1R/2/3/4/5 ideal for battery
powered applications.
4.1
Rail-to-Rail Inputs
The input stage of the MCP6271/1R/2/3/4/5 op amps
uses two differential CMOS input stages in parallel.
One operates at low common mode input voltage (V
CM
,
which is aproximately equal to V
IN
+ and V
IN
– in normal
operation) and the other at high V
CM
. With this topol-
ogy, the input operates with V
CM
up to 0.3V past either
supply rail (see
Figure 2-7
and
Figure 2-10
). The input
offset voltage (V
OS
) is measured at V
CM
= V
SS
– 0.3V
and V
DD
+ 0.3V to ensure proper operation.
The transition between the two input stage occurs
when V
CM
≈
V
DD
– 1.1V (see
Figure 2-3
and
Figure 2-
6
). For the best distortion and gain linearity, with non-
inverting gains, avoid this region of operation.
4.1.1
PHASE REVERSAL
The input devices are designed to not exhibit phase
inversion when the input pins exceed the supply
voltages.
Figure 2-34
shows an input voltage
exceeding both supplies with no phase inversion.
4.1.2
INPUT VOLTAGE AND CURRENT
LIMITS
The ESD protection on the inputs can be depicted as
shown in
Figure 4-1
. This structure was chosen to
protect the input transistors, and to minimize input bias
current (I
B
). The input ESD diodes clamp the inputs
when they try to go more than one diode drop below
V
SS
. They also clamp any voltages that go too far
above V
DD
; their breakdown voltage is high enough to
allow normal operation, and low enough to bypass
quick ESD events within the specified limits.
FIGURE 4-1:
Structures.
Simplified Analog Input ESD
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the currents
(and voltages) at the input pins (see
Absolute Maxi-
mum Ratings
at the beginning of
Section 1.0 “Elec-
trical Characteristics”
).
Figure 4-2
shows the
recommended approach to protecting these inputs.
The internal ESD diodes prevent the input pins (V
IN
+
and V
IN
–) from going too far below ground, and the
resistors R
1
and R
2
limit the possible current drawn out
of the input pins. Diodes D
1
and D
2
prevent the input
pins (V
IN
+ and V
IN
–) from going too far above V
DD
, and
dump any currents onto V
DD
. When implemented as
shown, resistors R
1
and R
2
also limit the current
through D
1
and D
2
.
FIGURE 4-2:
Inputs.
Protecting the Analog
It is also possible to connect the diodes to the left of the
resistor R
1
and R
2
. In this case, the currents through
the diodes D
1
and D
2
need to be limited by some other
mechanism. The resistors then serve as in-rush current
limiters; the DC current into the input pins (V
IN
+ and
V
IN
–) should be very small.
A significant amount of current can flow out of the
inputs (through the ESD diodes) when the common
mode voltage (V
CM
) is below ground (V
SS
); see
Figure 2-32
. Applications that are high impedance may
need to limit the useable voltage range.
4.2
Rail-to-Rail Output
The output voltage range of the MCP6271/1R/2/3/4/5
op amps is V
DD
– 15 mV (min.) and V
SS
+ 15 mV
(max.) when R
L
= 10 k
Ω
is connected to V
DD
/2 and
V
DD
= 5.5V. Refer to
Figure 2-17
for more information.
Bond
Pad
Bond
Pad
Bond
Pad
V
DD
V
IN
+
V
SS
Input
Stage
Bond
Pad
V
IN
–
V
1
MCP627X
R
1
V
DD
D
1
R
1
>V
SS
– (minimum expected V
1
)
2 mA
V
OUT
R
2
>V
SS
– (minimum expected V
2
)
2 mA
V
2
R
2
D
2
相關(guān)PDF資料
PDF描述
MCP6271 300000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
MCP6273 300000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
MCP6274 300,000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
MCP6275 170 UA, 2 MHz Rail-to-Rail Op Amp
MCP6291 1.0 mA, 10 MHz Rail-to-Rail Op Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP6271RT-E/OT 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2 MHz OP E temp rvs pinout RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MCP6271T-E/MS 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MCP6271T-E/OT 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2 MHz OP E temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MCP6271T-E/SN 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MCP6272-E/MS 功能描述:運(yùn)算放大器 - 運(yùn)放 Dual 2MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*