參數(shù)資料
型號(hào)： MCP6271
廠商： Microchip Technology Inc.
元件分類： FPGA
英文描述： 300000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
中文描述： 170聯(lián)合航空表示，2 MHz的軌到軌運(yùn)算放大器
文件頁(yè)數(shù)： 11/34頁(yè)
文件大小： 596K
代理商： MCP6271
2004 Microchip Technology Inc.
DS21810D-page 11
MCP6271/2/3/4/5
4.0
APPLICATION INFORMATION
The MCP6271/2/3/4/5 family of op amps is manufac-
tured using Microchip’s state-of-the-art CMOS process,
specifically designed for low-cost, low-power and
general purpose applications. The low supply voltage,
low quiescent current and wide bandwidth makes the
MCP6271/2/3/4/5
ideal
applications.
for
battery-powered
4.1
Rail-to-Rail Inputs
The MCP6271/2/3/4/5 op amps are designed to
prevent phase reversal when the input pins exceed the
supply voltages. Figure 4-1 shows the input voltage
exceeding the supply voltage without any phase
reversal.
FIGURE 4-1:
No Phase Reversal.
The
MCP6271/2/3/4/5
Show
The input stage of the MCP6271/2/3/4/5 op amps use
two differential CMOS input stages in parallel. One
operates at low common mode input voltage (V
CM
) and
the other at high V
CM
. With this topology, the device
operates with V
CM
up to 0.3V above V
DD
and 0.3V
below V
SS
. The Input Offset Voltage (V
OS
) is measured
at V
CM
= V
SS
– 0.3V and V
DD
+ 0.3V to ensure proper
operation.
Input voltages that exceed the absolute maximum volt-
age (V
SS
– 0.3V to V
DD
+ 0.3V) can cause excessive
current to flow into or out of the input pins. Current
beyond ±2 mA can cause reliability problems.
Applications that exceed this rating must be externally
limited with a resistor, as shown in Figure 4-2.
FIGURE 4-2:
Resistor (R
IN
).
Input Current Limiting
4.2
Rail-to-Rail Output
The output voltage range of the MCP6271/2/3/4/5 op
amps is V
DD
– 15 mV (min.) and V
SS
+ 15 mV (max.)
when R
L
= 10 k
is connected to V
DD
/2 and
V
DD
= 5.5V. Refer to Figure 2-16 for more information.
4.3
Capacitive Loads
Driving large capacitive loads can cause stability
problems for voltage-feedback op amps. As the load
capacitance increases, the feedback loop’s phase
margin decreases and the closed-loop bandwidth is
reduced. This produces gain peaking in the frequency
response, with overshoot and ringing in the step
response. A unity-gain buffer (G = +1) is the most
sensitive to capacitive loads, though all gains show the
same general behavior.
When driving large capacitive loads with these op
amps (e.g., > 100 pF when G = +1), a small series
resistor at the output (R
ISO
in Figure 4-3) improves the
feedback loop’s phase margin (stability) by making the
output load resistive at higher frequencies. The
bandwidth will be generally lower than the bandwidth
with no capacitive load.
FIGURE 4-3:
stabilizes large capacitive loads.
Output Resistor, R
ISO
Figure 4-4 gives recommended R
ISO
values for differ-
ent capacitive loads and gains. The x-axis is the
normalized load capacitance (C
L
/G
N
), where G
N
is the
circuit's noise gain. For non-inverting gains, G
N
and the
Signal Gain are equal. For inverting gains, G
N
is
1+|Signal Gain| (e.g., -1 V/V gives G
N
= +2 V/V).
-1
0
1
2
3
4
5
6
-15
-14
-13
-12
-11
-10
-9
-8
-7
-6
-5
Time (1 ms/div)
I
V
DD
= 5.0V
G = +2 V/V
V
IN
V
OUT
RIN
VSS
Minimum expected
VIN
2
mA
(
)
–
≥
RIN
Maximum expected
-------------------------------------------------------VIN
(
)
VDD
–
2
mA
≥
V
IN
R
IN
V
OUT
–
+
MCP627X
V
IN
R
ISO
V
OUT
C
L
–
MCP627X
+
相關(guān)PDF資料
PDF描述
MCP6273 300000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
MCP6274 300,000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
MCP6275 170 UA, 2 MHz Rail-to-Rail Op Amp
MCP6291 1.0 mA, 10 MHz Rail-to-Rail Op Amp
MCP6292T 1.0 mA, 10 MHz Rail-to-Rail Op Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP6271-E/MS 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MCP6271-E/P 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MCP6271-E/SN 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MCP6271RT-E/OT 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2 MHz OP E temp rvs pinout RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
MCP6271T-E/MS 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*