- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5576 > MCP624T-E/SL (Microchip Technology)IC OPAMP GP 20MHZ QUAD 14SOIC PDF資料下載
參數(shù)資料
| 型號： | MCP624T-E/SL |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 17/66頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP GP 20MHZ QUAD 14SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,600 |
| 系列： | mCal 技術(shù) |
| 放大器類型： | 通用 |
| 電路數(shù)： | 4 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 10 V/µs |
| 增益帶寬積： | 20MHz |
| 電流 - 輸入偏壓： | 5pA |
| 電壓 - 輸入偏移： | 200µV |
| 電流 - 電源： | 2.5mA |
| 電流 - 輸出 / 通道： | 70mA |
| 電壓 - 電源，單路/雙路(±)： | 2.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOIC |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
MCP621/1S/2/3/4/5/9
DS22188C-page 24
2009-2011 Microchip Technology Inc.
When the VCAL pin is left open, the internal resistor
divider generates a VCM_INT of approximately VDD/3,
which is near the center of the input Common mode
voltage range. It is recommended that an external
capacitor from VCAL to ground be added to improve
noise immunity.
When the VCAL pin is driven by an external voltage
source, which is within its specified range, the op amp
will have its input offset voltage calibrated at that
Common mode input voltage. Make sure that VCAL is
within its specified range.
It is possible to use an external resistor voltage divider
at the VCAL pin looks like 100 kΩ tied to VDD/3. The
parallel equivalent of R1 and R2 should be much
smaller than 100 k
Ω to minimize differences in match-
ing and temperature drift between the internal and
external resistors. Again, make sure that VCAL is within
its specified range.
FIGURE 4-2:
Setting VCM with External
Resistors.
For instance, a design goal to set VCM_INT =0.1V when
VDD = 2.5V could be met with: R1 =24.3 kΩ,
R2 =1.00 kΩ and C1 = 100 nF. This will keep VCAL
within its range for any VDD, and should be close
enough to 0V for ground-based applications.
4.2
Input
4.2.1
PHASE REVERSAL
The input devices are designed to not exhibit phase
inversion when the input pins exceed the supply
voltages.
Figure 2-41 shows
an
input voltage
exceeding both supplies with no phase inversion.
4.2.2
INPUT VOLTAGE AND CURRENT
LIMITS
The ESD protection on the inputs can be depicted as
shown in Figure 4-3. This structure was chosen to
protect the input transistors, and to minimize input bias
current (IB). The input ESD diodes clamp the inputs
when they try to go more than one diode drop below
VSS. They also clamp any voltages that go too far
above VDD; their breakdown voltage is high enough to
allow normal operation, and low enough to bypass
quick ESD events within the specified limits.
FIGURE 4-3:
Simplified Analog Input ESD
Structures.
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the currents
(and voltages) at the input pins (see Section 1.1
the recommended approach to protecting these inputs.
The internal ESD diodes prevent the input pins (VIN+
and VIN–) from going too far below ground, and the
resistors R1 and R2 limit the possible current drawn out
of the input pins. Diodes D1 and D2 prevent the input
pins (VIN+ and VIN–) from going too far above VDD, and
dump any currents onto VDD. When implemented as
shown, resistors R1 and R2 also limit the current
through D1 and D2.
FIGURE 4-4:
Protecting the Analog
Inputs.
It is also possible to connect the diodes to the left of the
resistor R1 and R2. In this case, the currents through
the diodes D1 and D2 need to be limited by some other
mechanism. The resistors then serve as in-rush current
limiters; the DC current into the input pins (VIN+ and
VIN–) should be very small.
R1
R2
VSS
VDD
VCAL
C1
MCP62X
Bond
Pad
Bond
Pad
Bond
Pad
VDD
VIN+
VSS
Input
Stage
Bond
Pad
VIN–
V1
R1
VDD
D1
R1 >
VSS – (minimum expected V1)
2mA
VOUT
R2 >
VSS – (minimum expected V2)
2mA
V2
R2
D2
MCP62X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 155216-5203-RB | CONN HEADER 2MM 16POS R/A .155" |
| ISL28207FBZ-T7 | IC OPAMP PREC LN DUAL 8-SOIC |
| ESD5V3U2U-03F H6327 | DIODE ESD ARRAY 5.3V TSFP-3 |
| ISL28207FBZ-T13 | IC OPAMP PREC LN DUAL 8-SOIC |
| 3764-56K2UG | CONN HEADER 64POS R/A LONG LA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP625-E/MF | 功能描述:運(yùn)算放大器 - 運(yùn)放 Dual 20MHz OP Dual Auto-cal E temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP625-E/UN | 功能描述:運(yùn)算放大器 - 運(yùn)放 Dual 20MHz OP Dual Auto-cal E temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP625T-E/MF | 功能描述:運(yùn)算放大器 - 運(yùn)放 Dual 20MHz OP Dual Auto-cal E temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP625T-E/UN | 功能描述:運(yùn)算放大器 - 運(yùn)放 Dual 20MHz OP Dual Auto-cal E temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6271-E/MS | 功能描述:運(yùn)算放大器 - 運(yùn)放 Single 2MHz RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。