102A (5) T
鍙冩暩璩囨枡
鍨嬭櫉锛� MCP4652-103E/UN
寤犲晢锛� Microchip Technology
鏂囦欢闋佹暩锛� 7/88闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DGTL POT 10K 256TAPS 10-MSOP
妯欐簴鍖呰锛� 100
鎺ョ墖锛� 257
闆婚樆锛堟瓙濮嗭級锛� 10k
闆昏矾鏁革細 2
婧害绯绘暩锛� 妯欐簴鍊� 150 ppm/°C
瀛樺劜鍣ㄩ鍨嬶細 鏄撳け
鎺ュ彛锛� I²C锛堣ō鍌欎綅鍧€锛�
闆绘簮闆诲锛� 1.8 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 10-TFSOP锛�10-MSOP锛�0.118"锛�3.00mm 瀵級
渚涙噳鍟嗚ō鍌欏皝瑁濓細 10-MSOP
鍖呰锛� 绠′欢
鐢㈠搧鐩寗闋侀潰锛� 677 (CN2011-ZH PDF)
2008 Microchip Technology Inc.
DS22096A-page 15
MCP453X/455X/463X/465X
102A (5)
TRSCL
SCL rise time
100 kHz mode
鈥�
1000
ns
Cb is specified to be from
10 to 400 pF (100 pF maxi-
mum for 3.4 MHz mode)
400 kHz mode
20 + 0.1Cb
300
ns
1.7 MHz mode
20
80
ns
1.7 MHz mode
20
160
ns
After a Repeated Start con-
dition or an Acknowledge
bit
3.4 MHz mode
10
40
ns
3.4 MHz mode
10
80
ns
After a Repeated Start
condition or an Acknowl-
edge bit
102B (5)
TRSDA
SDA rise time
100 kHz mode
鈥�
1000
ns
Cb is specified to be from
10 to 400 pF (100 pF max
for 3.4 MHz mode)
400 kHz mode
20 + 0.1Cb
300
ns
1.7 MHz mode
20
160
ns
3.4 MHz mode
10
80
ns
103A (5)
TFSCL
SCL fall time
100 kHz mode
鈥�
300
ns
Cb is specified to be from
10 to 400 pF (100 pF max
for 3.4 MHz mode)
400 kHz mode
20 + 0.1Cb
300
ns
1.7 MHz mode
20
80
ns
3.4 MHz mode
10
40
ns
103B (5)
TFSDA
SDA fall time
100 kHz mode
鈥�
300
ns
Cb is specified to be from
10 to 400 pF (100 pF max
for 3.4 MHz mode)
400 kHz mode
20 + 0.1Cb (4)
300
ns
1.7 MHz mode
20
160
ns
3.4 MHz mode
10
80
ns
106
THD:DAT
Data input hold
time
100 kHz mode
0
鈥�
ns
1.8V-5.5V, Note 6
400 kHz mode
0
鈥�
ns
2.7V-5.5V, Note 6
1.7 MHz mode
0
鈥�
ns
4.5V-5.5V, Note 6
3.4 MHz mode
0
鈥�
ns
4.5V-5.5V, Note 6
TABLE 1-2:
I2C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)
I2C AC Characteristics
Standard Operating Conditions (unless otherwise specified)
Operating Temperature
鈥�40
掳C 鈮� TA 鈮� +125掳C (Extended)
Operating Voltage VDD range is described in AC/DC characteristics
Param.
No.
Sym
Characteristic
Min
Max
Units
Conditions
Note 1:
As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
2:
A fast-mode (400 kHz) I2C-bus device can be used in a standard-mode (100 kHz) I2C-bus system, but the
requirement tSU;DAT 鈮� 250 ns must then be met. This will automatically be the case if the device does not
stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,
it must output the next data bit to the SDA line
TR max.+tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I
2C bus specification) before
the SCL line is released.
3:
The MCP46X1/MCP46X2 device must provide a data hold time to bridge the undefined part between VIH
and VIL of the falling edge of the SCL signal. This specification is not a part of the I
2C specification, but
must be tested in order to ensure that the output data will meet the setup and hold specifications for the
receiving device.
4:
Use Cb in pF for the calculations.
5:
Not Tested
6:
A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do
not unintentionally create a Start or Stop condition.
7:
Ensured by the TAA 3.4 MHz specification test.
鐩搁棞PDF璩囨枡
PDF鎻忚堪
IDTQS3VH253QG IC BUS SWITCH DUAL 4:1 16QSOP
MCP4251-503E/ST IC DGTL POT DL 50K 2CH 14-TSSOP
IDTQS32390QG IC MUX 16:8 QUICKSWITCH 28-QSOP
MCP4651-103E/ST IC DGTL POT 10K 256TAPS 14-TSSOP
MC14541BDR2 IC OSC PROG TIMER 3MHZ 14SOIC
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�
鍙冩暩鎻忚堪
MCP4652-104E/UN 鍔熻兘鎻忚堪:鏁稿瓧闆讳綅瑷� IC Sngl 8B V I2C Rheo RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩:35 PPM / C 瀹瑰樊:25 % POT 鏁搁噺:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁稿瓧鎺ュ彛:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4652-104E/UN 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:; LEADED PROCESS COMPATIBLE:YES; PEAK RE
MCP4652-502E/UN 鍔熻兘鎻忚堪:鏁稿瓧闆讳綅瑷� IC Sngl 8B V I2C Rheo RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩:35 PPM / C 瀹瑰樊:25 % POT 鏁搁噺:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁稿瓧鎺ュ彛:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4652-502E/UN 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:; LEADED PROCESS COMPATIBLE:YES; PEAK RE
MCP4652-503E/UN 鍔熻兘鎻忚堪:鏁稿瓧闆讳綅瑷� IC Sngl 8B V I2C Rheo RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩:35 PPM / C 瀹瑰樊:25 % POT 鏁搁噺:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁稿瓧鎺ュ彛:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel