- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍� > PDF鐩寗9340 > MCP4551T-104E/MS (Microchip Technology)IC POT DGTL 100K SGL 8-MSOP PDF璩囨枡涓嬭級
鍙冩暩璩囨枡
| 鍨嬭櫉锛� | MCP4551T-104E/MS |
| 寤犲晢锛� | Microchip Technology |
| 鏂囦欢闋佹暩锛� | 55/88闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC POT DGTL 100K SGL 8-MSOP |
| 妯欐簴鍖呰锛� | 2,500 |
| 鎺ョ墖锛� | 257 |
| 闆婚樆锛堟瓙濮嗭級锛� | 100k |
| 闆昏矾鏁革細 | 1 |
| 婧害绯绘暩锛� | 妯欐簴鍊� 150 ppm/°C |
| 瀛樺劜鍣ㄩ鍨嬶細 | 鏄撳け |
| 鎺ュ彛锛� | I²C锛堣ō鍌欎綅鍧€锛� |
| 闆绘簮闆诲锛� | 1.8 V ~ 5.5 V |
| 宸ヤ綔婧害锛� | -40°C ~ 125°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-TSSOP锛�8-MSOP锛�0.118"锛�3.00mm 瀵級 |
| 渚涙噳鍟嗚ō鍌欏皝瑁濓細 | 8-MSOP |
| 鍖呰锛� | 甯跺嵎 (TR) |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�鐣跺墠绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�
2008 Microchip Technology Inc.
DS22096A-page 59
MCP453X/455X/463X/465X
FIGURE 7-4:
I2C Read (Last Memory Address Accessed).
FIGURE 7-5:
I2C Random Read.
STOP bit
Control Byte
1
010
SA2 A1 A0 1
A
Fixed
Address
Variable
Address
Read bits
P
0
000
0
0 D8 A1
Read bit
D3
D7 D6 D5 D4
D2 D1 D0 A2
Read Data bits
Note 1: Master Device is responsible for A / A signal. If a A signal occurs, the MCP45XX/46XX will
abort this transfer and release the bus.
2: The Master Device will Not Acknowledge, and the MCP45XX/46XX will release the bus so the
Master Device can generate a Stop or Repeated Start condition.
3: The MCP45xx/46xx retains the last 鈥淒evice Memory Address鈥� that it has received. This is the
MCP45XX/46XX does not 鈥渃orrupt鈥� the 鈥淒evice Memory Address鈥� after Repeated Start or
Stop conditions.
4: The Device Memory Address pointer defaults to 00h on POR and BOR conditions.
STOP bit
Control Byte
READ Command
1
01
0
SA2 A1 A0 0
1
AD AD AD AD
A1
x X
A Sr
0
1
2
3
Fixed
Address
Variable
Address
Device
Memory
Address
Command
Control Byte
Read bits
P
0
00
0
0 D8 A1
Write bit
D3
D7 D6 D5 D4
D2 D1 D0 A2
1
01
0
A2 A1 A0 1
A
Read bit
Repeated Start bit
Read Data bits
Note 1: Master Device is responsible for A / A signal. If a A signal occurs, the MCP45XX/46XX will
abort this transfer and release the bus.
2: The Master Device will Not Acknowledge, and the MCP45XX/46XX will release the bus so the
Master Device can generate a Stop or Repeated Start condition.
3: The MCP45XX/46XX retains the last 鈥淒evice Memory Address鈥� that it has received. This is
the MCP45XX/46XX does not 鈥渃orrupt鈥� the 鈥淒evice Memory Address鈥� after Repeated Start or
Stop conditions.
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| VE-BNR-MY-F2 | CONVERTER MOD DC/DC 7.5V 50W |
| MCP4551T-103E/MS | IC POT DGTL 10K SGL 8-MSOP |
| VE-BNP-MY-F4 | CONVERTER MOD DC/DC 13.8V 50W |
| MCP4552T-103E/MS | IC POT DGTL 10K SGL 8-MSOP |
| VE-BNP-MY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁� |
鍙冩暩鎻忚堪 |
|---|---|
| MCP4551T-502E/MF | 鍔熻兘鎻忚堪:鏁稿瓧闆讳綅瑷� IC Sngl 8B V I2C POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩:35 PPM / C 瀹瑰樊:25 % POT 鏁搁噺:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁稿瓧鎺ュ彛:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel |
| MCP4551T-502E/MS | 鍔熻兘鎻忚堪:鏁稿瓧闆讳綅瑷� IC Sngl 8B V I2C POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩:35 PPM / C 瀹瑰樊:25 % POT 鏁搁噺:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁稿瓧鎺ュ彛:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel |
| MCP4551T-503E/MF | 鍔熻兘鎻忚堪:鏁稿瓧闆讳綅瑷� IC Sngl 8B V I2C POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩:35 PPM / C 瀹瑰樊:25 % POT 鏁搁噺:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁稿瓧鎺ュ彛:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel |
| MCP4551T-503E/MS | 鍔熻兘鎻忚堪:鏁稿瓧闆讳綅瑷� IC Sngl 8B V I2C POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩:35 PPM / C 瀹瑰樊:25 % POT 鏁搁噺:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁稿瓧鎺ュ彛:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel |
| MCP4552-103E/MS | 鍔熻兘鎻忚堪:鏁稿瓧闆讳綅瑷� IC Sngl 8B V I2C Rheo RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩:35 PPM / C 瀹瑰樊:25 % POT 鏁搁噺:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁稿瓧鎺ュ彛:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
