TSU:DAT Data input se" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� MCP4462T-503E/ST
寤犲晢锛� Microchip Technology
鏂囦欢闋佹暩(sh霉)锛� 9/100闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DGTL POT 257TAPS 50K 14TSSOP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 2,500
鎺ョ墖锛� 257
闆婚樆锛堟瓙濮嗭級锛� 50k
闆昏矾鏁�(sh霉)锛� 4
婧害绯绘暩(sh霉)锛� 妯�(bi膩o)婧�(zh菙n)鍊� 150 ppm/°C
瀛樺劜鍣ㄩ鍨嬶細 闈炴槗澶�
鎺ュ彛锛� I²C锛堣ō(sh猫)鍌欎綅鍧€锛�
闆绘簮闆诲锛� 2.7 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 14-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 14-TSSOP
鍖呰锛� 甯跺嵎 (TR)
MCP444X/446X
DS22265A-page 16
2010 Microchip Technology Inc.
107
TSU:DAT Data input setup
time
100 kHz mode
250
鈥�
ns
400 kHz mode
100
鈥�
ns
1.7 MHz mode
10
鈥�
ns
3.4 MHz mode
10
鈥�
ns
109
TAA
Output valid
from clock
100 kHz mode
鈥�
3450
ns
400 kHz mode
鈥�
900
ns
1.7 MHz mode
鈥�
150
ns
Cb = 100 pF,
鈥�
310
ns
Cb = 400 pF,
3.4 MHz mode
鈥�
150
ns
Cb = 100 pF, Note 1
110
TBUF
Bus free time
100 kHz mode
4700
鈥�
ns
Time the bus must be free
before a new transmission
can start
400 kHz mode
1300
鈥�
ns
1.7 MHz mode
N.A.
鈥�
ns
3.4 MHz mode
N.A.
鈥�
ns
TSP
Input filter spike
suppression
(SDA and SCL)
100 kHz mode
鈥�
50
ns
Philips Spec states N.A.
400 kHz mode
鈥�
50
ns
1.7 MHz mode
鈥�
10
ns
Spike suppression
3.4 MHz mode
鈥�
10
ns
Spike suppression
TABLE 1-3:
I2C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)
I2C AC Characteristics
Standard Operating Conditions (unless otherwise specified)
Operating Temperature
鈥�40
掳C 鈮� TA 鈮� +125掳C (Extended)
Operating Voltage VDD range is described in AC/DC characteristics
Param.
No.
Sym
Characteristic
Min
Max
Units
Conditions
Note 1:
As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
2:
A fast-mode (400 kHz) I2C-bus device can be used in a standard-mode (100 kHz) I2C-bus system, but the
requirement tSU;DAT 鈮� 250 ns must then be met. This will automatically be the case if the device does not
stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,
it must output the next data bit to the SDA line
TR max.+tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C bus specification) before
the SCL line is released.
3:
The MCP44X1/MCP44X2 device must provide a data hold time to bridge the undefined part between VIH
and VIL of the falling edge of the SCL signal. This specification is not a part of the I2C specification, but
must be tested in order to ensure that the output data will meet the setup and hold specifications for the
receiving device.
4:
Use Cb in pF for the calculations.
5:
Not Tested.
6:
A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do
not unintentionally create a Start or Stop condition.
7:
Ensured by the TAA 3.4 MHz specification test.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VE-24W-MY-F1 CONVERTER MOD DC/DC 5.5V 50W
VI-BNV-IU-F4 CONVERTER MOD DC/DC 5.8V 200W
VE-24V-MY-F4 CONVERTER MOD DC/DC 5.8V 50W
VI-BNX-MY-F2 CONVERTER MOD DC/DC 5.2V 50W
VI-BNP-IU-F2 CONVERTER MOD DC/DC 13.8V 200W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCP-450-00001-0N 鍒堕€犲晢:SUPER MICRO COMPUTER, INC. 鍔熻兘鎻忚堪:SUPERMICRO - Bulk
MCP4531-103E/MS 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC Sngl 7B V I2C POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4531-103E/MS 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:Digital Potentiometer IC
MCP4531-104E/MS 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC Sngl 7B V I2C POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4531-104E/MS 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:; LEADED PROCESS COMPATIBLE:YES; PEAK RE