Capacitance (PA)C<" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� MCP4331T-502E/ML
寤犲晢锛� Microchip Technology
鏂囦欢闋佹暩(sh霉)锛� 2/35闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DGTL POT QUAD 5K 20QFN
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 3,300
鎺ョ墖锛� 129
闆婚樆锛堟瓙濮嗭級锛� 5k
闆昏矾鏁�(sh霉)锛� 4
婧害绯绘暩(sh霉)锛� 妯�(bi膩o)婧�(zh菙n)鍊� 150 ppm/°C
瀛樺劜(ch菙)鍣ㄩ鍨嬶細 鏄撳け
鎺ュ彛锛� 4 绶� SPI锛堣姱鐗囬伕鎿囷級
闆绘簮闆诲锛� 1.8 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 20-VFQFN 瑁搁湶鐒婄洡
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 20-QFN 瑁搁湶鐒婄洡锛�4x4锛�
鍖呰锛� 甯跺嵎 (TR)
MCP433X/435X
DS22242A-page 10
2010 Microchip Technology Inc.
Capacitance (PA)CAW
鈥�
75
鈥�
pF
f =1 MHz, Code = Full Scale
Capacitance (Pw)CW
鈥�
120
鈥�
pF
f =1 MHz, Code = Full Scale
Capacitance (PB)CBW
鈥�
75
鈥�
pF
f =1 MHz, Code = Full Scale
Digital Inputs/Outputs (CS, SDI, SDO, SCK, WP, RESET)
Schmitt Trigger
High Input
Threshold
VIH
0.45 VD
D
鈥斺€�
V
2.7V
VDD 5.5V
(Allows 2.7V Digital VDD with
5V Analog VDD)
0.5 VDD
鈥斺€�
V
1.8V
VDD 2.7V
Schmitt Trigger
Low Input
Threshold
VIL
鈥斺€�
0.2VDD
V
Hysteresis of
Schmitt Trigger
Inputs
VHYS
鈥�0.1VDD
鈥擵
High Voltage Input
Entry Voltage
VIHH
8.5
鈥�
12.5 (6)
V
High Voltage Input
Exit Voltage
VIHH
鈥斺€�
VDD +
0.8V
V
High Voltage Limit
VMAX
鈥斺€�
12.5 (6)
V
Pin can tolerate VMAX or less.
Output Low
Voltage (SDO)
VOL
VSS
鈥�0.3VDD
VIOL = 5 mA, VDD = 5.5V
VSS
鈥�0.3VDD
VIOL = 1 mA, VDD = 1.8V
Output High
Voltage (SDO)
VOH
0.7VDD
鈥擵DD
VIOH = -2.5 mA, VDD = 5.5V
0.7VDD
鈥擵DD
VIOL = -1 mA, VDD = 1.8V
AC/DC CHARACTERISTICS (CONTINUED)
DC Characteristics
Standard Operating Conditions (unless otherwise specified)
Operating Temperature
鈥�40掳C
TA +125掳C (extended)
All parameters apply across the specified operating ranges unless noted.
VDD = +2.7V to 5.5V, 5 k, 10 k, 50 k, 100 k devices.
Typical specifications represent values for VDD = 5.5V, TA = +25掳C.
Parameters
Sym
Min
Typ
Max
Units
Conditions
Note 1:
Resistance is defined as the resistance between terminal A to terminal B.
2:
INL and DNL are measured at VW with VA = VDD and VB = VSS.
3:
MCP43X1 only.
4:
MCP43X2 only, includes VWZSE and VWFSE.
5:
Resistor terminals A, W and B鈥檚 polarity with respect to each other is not restricted.
6:
This specification by design.
7:
Non-linearity is affected by wiper resistance (RW), which changes significantly over voltage and
temperature.
8:
The MCP43X1 is externally connected to match the configurations of the MCP43X2, and then tested.
9:
POR/BOR is not rate dependent.
10: Supply current is independent of current through the resistor network.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
DS1248WP-120 IC NVSRAM 1MBIT 120NS 34PCM
VI-2NL-MY-F2 CONVERTER MOD DC/DC 28V 50W
MCP4251-502E/SL IC DGTL POT 5K 2CH 14SOIC
DS1248YP-70 IC NVSRAM 1MBIT 70NS 34PCM
MCP4331T-104E/ST IC DGTL POT QUAD 100K 20TSSOP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCP4331T-503E/ML 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC 50k SPI 7-bit Quad Channel RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜(ch菙)鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4331T-503E/ST 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC 50k SPI 7-bit Quad Channel RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜(ch菙)鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4332-103E/ST 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC 10k SPI Qd Ch 7-Bit Volatile memory RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜(ch菙)鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4332-104E/ST 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC 100k SPI Qd Ch 7-Bit Volatile memory RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜(ch菙)鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4332-502E/ST 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓(j矛) IC 5k SPI Qd Ch 7-Bit Volatile memory RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜(ch菙)鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel