Each tap point (between the R
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� MCP4241-502E/P
寤犲晢锛� Microchip Technology
鏂囦欢闋佹暩(sh霉)锛� 30/88闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC DGTL POT DL 5K 2CH 14-DIP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 30
绯诲垪锛� WiperLock™
鎺ョ墖锛� 129
闆婚樆锛堟瓙濮嗭級锛� 5k
闆昏矾鏁�(sh霉)锛� 2
婧害绯绘暩(sh霉)锛� 妯�(bi膩o)婧�(zh菙n)鍊� 150 ppm/°C
瀛樺劜鍣ㄩ鍨嬶細 闈炴槗澶�
鎺ュ彛锛� 4 绶� SPI锛堣姱鐗囬伕鎿囷級
闆绘簮闆诲锛� 2.7 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 閫氬瓟
灏佽/澶栨锛� 14-DIP锛�0.300"锛�7.62mm锛�
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 14-PDIP
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 675 (CN2011-ZH PDF)
鍏跺畠鍚嶇ū锛� MCP4241-502-E/P
MCP4241-502-E/P-ND
MCP414X/416X/424X/426X
DS22059B-page 36
2008 Microchip Technology Inc.
5.2
Wiper
Each tap point (between the RS resistors) is a
connection point for an analog switch. The opposite
side of the analog switch is connected to a common
signal which is connected to the Terminal W (Wiper)
pin.
A value in the volatile wiper register selects which
analog switch to close, connecting the W terminal to
the selected node of the resistor ladder.
The wiper can connect directly to Terminal B or to
Terminal A. A zero-scale connections, connects the
Terminal W (wiper) to Terminal B (wiper setting of
000h). A full-scale connections, connects the Terminal
W (wiper) to Terminal A (wiper setting of 100h or 80h).
In these configurations the only resistance between the
Terminal W and the other Terminal (A or B) is that of the
analog switches.
A wiper setting value greater than full scale (wiper
setting of 100h for 8-bit device or 80h for 7-bit devices)
will also be a Full Scale setting (Terminal W (wiper)
connected to Terminal A). Table 5-1 illustrates the full
wiper setting map.
Equation 5-2 illustrates the calculation used to deter-
mine the resistance between the wiper and terminal B.
EQUATION 5-2:
RWB CALCULATION
TABLE 5-1:
VOLATILE WIPER VALUE VS.
WIPER POSITION MAP
5.3
WiperLock Technology
The MCP4XXX device鈥檚 WiperLock technology allows
application-specific calibration settings to be secured in
the EEPROM without requiring the use of an additional
write-protect pin. There are two WiperLock Technology
configuration bits (WL0 and WL1). These bits prevent
the Non-Volatile and Volatile addresses and bits for the
specified resistor network from being written.
The WiperLock technology prevents the serial
commands from doing the following:
Changing a volatile wiper value
Writing to a non-volatile wiper memory location
Changing the volatile TCON register value
For either Resistor Network 0 or Resistor Network 1
(Potx), the WLx bit controls the following:
Non-Volatile Wiper Register
Volatile Wiper Register
Volatile TCON register bits RxHW, RxA, RxW, and
RxB
High Voltage commands are required to enable and
disable WiperLock. Please refer to the Modify Write
command for operation.
5.3.1
POR/BOR OPERATION WHEN
WIPERLOCK TECHNOLOGY
ENABLED
The WiperLock Technology state is not affected by a
POR/BOR event. A POR/BOR event will load the
Volatile Wiper register value with the Non-Volatile
Wiper register value, refer to Section 4.1.
Wiper Setting
Properties
7-bit Pot 8-bit Pot
3FFh
081h
3FFh
101h
Reserved (Full Scale (W = A)),
Increment and Decrement
commands ignored
080h
100h
Full Scale (W = A),
Increment commands ignored
07Fh
041h
0FFh
081
W = N
040h
080h
W = N (Mid-Scale)
03Fh
001h
07Fh
001
W = N
000h
Zero Scale (W = B)
Decrement command ignored
R
WB
R
ABN
256
()
--------------R
W
+
=
N = 0 to 256 (decimal)
R
WB
R
ABN
128
()
--------------R
W
+
=
N = 0 to 128 (decimal)
8-bit Device
7-bit Device
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
M83723/76A20169 CONN PLUG 16POS STRAIGHT W/PINS
MCP4242-503E/UN IC DGTL POT DL 50K 2CH 10-MSOP
M83723/76A20168 CONN PLUG 16POS STRAIGHT W/PINS
DS12885N IC RTC W/RAM 128 BYTE 24-DIP
MCP4241-503E/P IC DGTL POT DL 50K 2CH 14-DIP
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCP4241-503E/ML 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓ IC Dual 7B NV SPI POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4241-503E/P 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓ IC Dual 7B NV SPI POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4241-503-E/P 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓ IC Dual, 7bit, NV, SPI, POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
MCP4241-503E/P 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:; LEADED PROCESS COMPATIBLE:YES; PEAK RE 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:IC, DIG POT, 50kohm, 129STEP, Dual, DIP14
MCP4241-503E/SL 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓ IC Dual 7B NV SPI POT RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩笺€備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳