- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗9335 > MCP4162T-103E/MS (Microchip Technology)IC POT DGTL SNGL 10K RHEO 8MSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | MCP4162T-103E/MS |
| 寤犲晢锛� | Microchip Technology |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 28/88闋�(y猫) |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC POT DGTL SNGL 10K RHEO 8MSOP |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 2,500 |
| 绯诲垪锛� | WiperLock™ |
| 鎺ョ墖锛� | 257 |
| 闆婚樆锛堟瓙濮嗭級锛� | 10k |
| 闆昏矾鏁�(sh霉)锛� | 1 |
| 婧害绯绘暩(sh霉)锛� | 妯�(bi膩o)婧�(zh菙n)鍊� 150 ppm/°C |
| 瀛樺劜(ch菙)鍣ㄩ鍨嬶細 | 鏄撳け |
| 鎺ュ彛锛� | 4 绶� SPI锛堣姱鐗囬伕鎿囷級 |
| 闆绘簮闆诲锛� | 1.8 V ~ 5.5 V |
| 宸ヤ綔婧害锛� | -40°C ~ 125°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-TSSOP锛�8-MSOP锛�0.118"锛�3.00mm 瀵級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 8-MSOP |
| 鍖呰锛� | 甯跺嵎 (TR) |
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)绗�15闋�(y猫)绗�16闋�(y猫)绗�17闋�(y猫)绗�18闋�(y猫)绗�19闋�(y猫)绗�20闋�(y猫)绗�21闋�(y猫)绗�22闋�(y猫)绗�23闋�(y猫)绗�24闋�(y猫)绗�25闋�(y猫)绗�26闋�(y猫)绗�27闋�(y猫)鐣�(d膩ng)鍓嶇28闋�(y猫)绗�29闋�(y猫)绗�30闋�(y猫)绗�31闋�(y猫)绗�32闋�(y猫)绗�33闋�(y猫)绗�34闋�(y猫)绗�35闋�(y猫)绗�36闋�(y猫)绗�37闋�(y猫)绗�38闋�(y猫)绗�39闋�(y猫)绗�40闋�(y猫)绗�41闋�(y猫)绗�42闋�(y猫)绗�43闋�(y猫)绗�44闋�(y猫)绗�45闋�(y猫)绗�46闋�(y猫)绗�47闋�(y猫)绗�48闋�(y猫)绗�49闋�(y猫)绗�50闋�(y猫)绗�51闋�(y猫)绗�52闋�(y猫)绗�53闋�(y猫)绗�54闋�(y猫)绗�55闋�(y猫)绗�56闋�(y猫)绗�57闋�(y猫)绗�58闋�(y猫)绗�59闋�(y猫)绗�60闋�(y猫)绗�61闋�(y猫)绗�62闋�(y猫)绗�63闋�(y猫)绗�64闋�(y猫)绗�65闋�(y猫)绗�66闋�(y猫)绗�67闋�(y猫)绗�68闋�(y猫)绗�69闋�(y猫)绗�70闋�(y猫)绗�71闋�(y猫)绗�72闋�(y猫)绗�73闋�(y猫)绗�74闋�(y猫)绗�75闋�(y猫)绗�76闋�(y猫)绗�77闋�(y猫)绗�78闋�(y猫)绗�79闋�(y猫)绗�80闋�(y猫)绗�81闋�(y猫)绗�82闋�(y猫)绗�83闋�(y猫)绗�84闋�(y猫)绗�85闋�(y猫)绗�86闋�(y猫)绗�87闋�(y猫)绗�88闋�(y猫)
MCP414X/416X/424X/426X
DS22059B-page 34
2008 Microchip Technology Inc.
REGISTER 4-2:
TCON BITS (1, 2)
R-1
R/W-1
D8
R1HW
R1A
R1W
R1B
R0HW
R0A
R0W
R0B
bit 8
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as 鈥�0鈥�
-n = Value at POR
鈥�1鈥� = Bit is set
鈥�0鈥� = Bit is cleared
x = Bit is unknown
bit 8
D8:
Reserved. Forced to 鈥�1鈥�
bit 7
R1HW:
Resistor 1 Hardware Configuration Control bit
This bit forces Resistor 1 into the 鈥渟hutdown鈥� configuration of the Hardware pin
1
= Resistor 1 is NOT forced to the hardware pin 鈥渟hutdown鈥� configuration
0
= Resistor 1 is forced to the hardware pin 鈥渟hutdown鈥� configuration
bit 6
R1A:
Resistor 1 Terminal A (P1A pin) Connect Control bit
This bit connects/disconnects the Resistor 1 Terminal A to the Resistor 1 Network
1
= P1A pin is connected to the Resistor 1 Network
0
= P1A pin is disconnected from the Resistor 1 Network
bit 5
R1W:
Resistor 1 Wiper (P1W pin) Connect Control bit
This bit connects/disconnects the Resistor 1 Wiper to the Resistor 1 Network
1
= P1W pin is connected to the Resistor 1 Network
0
= P1W pin is disconnected from the Resistor 1 Network
bit 4
R1B:
Resistor 1 Terminal B (P1B pin) Connect Control bit
This bit connects/disconnects the Resistor 1 Terminal B to the Resistor 1 Network
1
= P1B pin is connected to the Resistor 1 Network
0
= P1B pin is disconnected from the Resistor 1 Network
bit 3
R0HW:
Resistor 0 Hardware Configuration Control bit
This bit forces Resistor 0 into the 鈥渟hutdown鈥� configuration of the Hardware pin
1
= Resistor 0 is NOT forced to the hardware pin 鈥渟hutdown鈥� configuration
0
= Resistor 0 is forced to the hardware pin 鈥渟hutdown鈥� configuration
bit 2
R0A:
Resistor 0 Terminal A (P0A pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Terminal A to the Resistor 0 Network
1
= P0A pin is connected to the Resistor 0 Network
0
= P0A pin is disconnected from the Resistor 0 Network
bit 1
R0W:
Resistor 0 Wiper (P0W pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Wiper to the Resistor 0 Network
1
= P0W pin is connected to the Resistor 0 Network
0
= P0W pin is disconnected from the Resistor 0 Network
bit 0
R0B:
Resistor 0 Terminal B (P0B pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Terminal B to the Resistor 0 Network
1
= P0B pin is connected to the Resistor 0 Network
0
= P0B pin is disconnected from the Resistor 0 Network
Note 1:
The hardware SHDN pin (when active) overrides the state of these bits. When the SHDN pin returns to the
inactive state, the TCON register will control the state of the terminals. The SHDN pin does not modify the
state of the TCON bits.
2:
These bits do not affect the wiper register values.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| X1288V14 | IC RTC/CAL/CPU SUP EE 14-TSSOP |
| VI-21T-MW | CONVERTER MOD DC/DC 6.5V 100W |
| MCP4161T-503E/MS | IC POT DGTL SNGL 50K SPI 8MSOP |
| X1288S16T1 | IC RTC/CAL/CPU SUP EE 16-SOIC |
| M83723/74W1624N | CONN RCPT 24POS JAM NUT W/PINS |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| MCP4162T-103I/MF | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4162T-103I/ML | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4162T-103I/MS | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4162T-103I/P | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4162T-103I/SL | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
