- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗9335 > MCP4161-503E/MS (Microchip Technology)IC POT DGTL SNGL 50K SPI 8MSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | MCP4161-503E/MS |
| 寤犲晢锛� | Microchip Technology |
| 鏂囦欢闋佹暩(sh霉)锛� | 4/88闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC POT DGTL SNGL 50K SPI 8MSOP |
| 妯欐簴鍖呰锛� | 100 |
| 绯诲垪锛� | WiperLock™ |
| 鎺ョ墖锛� | 257 |
| 闆婚樆锛堟瓙濮嗭級锛� | 50k |
| 闆昏矾鏁�(sh霉)锛� | 1 |
| 婧害绯绘暩(sh霉)锛� | 妯欐簴鍊� 150 ppm/°C |
| 瀛樺劜鍣ㄩ鍨嬶細 | 鏄撳け |
| 鎺ュ彛锛� | 3 绶� SPI锛堣姱鐗囬伕鎿囷級 |
| 闆绘簮闆诲锛� | 1.8 V ~ 5.5 V |
| 宸ヤ綔婧害锛� | -40°C ~ 125°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-TSSOP锛�8-MSOP锛�0.118"锛�3.00mm 瀵級 |
| 渚涙噳鍟嗚ō鍌欏皝瑁濓細 | 8-MSOP |
| 鍖呰锛� | 绠′欢 |
绗�1闋�绗�2闋�绗�3闋�鐣跺墠绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�
MCP414X/416X/424X/426X
DS22059B-page 12
2008 Microchip Technology Inc.
FIGURE 1-2:
SPI Timing Waveform (Mode = 00).
TABLE 1-2:
SPI REQUIREMENTS (MODE = 00)
#
Characteristic
Symbol
Min
Max Units
Conditions
SCK Input Frequency
FSCK
鈥�10
MHz VDD = 2.7V to 5.5V
鈥�1
MHz VDD = 1.8V to 2.7V
70
CS Active (VIL or VIHH) to SCK鈫� input
TcsA2scH
60
鈥�
ns
71
SCK input high time
TscH
45
鈥�
ns
VDD = 2.7V to 5.5V
500
鈥�
ns
VDD = 1.8V to 2.7V
72
SCK input low time
TscL
45
鈥�
ns
VDD = 2.7V to 5.5V
500
鈥�
ns
VDD = 1.8V to 2.7V
73
Setup time of SDI input to SCK
鈫� edge
TDIV2scH
10
鈥�
ns
74
Hold time of SDI input from SCK
鈫� edge
TscH2DIL20
鈥�
ns
77
CS Inactive (VIH) to SDO output hi-impedance
TcsH2DOZ鈥�
50
ns
80
SDO data output valid after SCK
鈫� edge
TscL2DOV鈥�
70
ns
VDD = 2.7V to 5.5V
170
ns
VDD = 1.8V to 2.7V
82
SDO data output valid after
CS Active (VIL or VIHH)
TssL2doV
鈥�
70
ns
83
CS Inactive (VIH) after SCK鈫� edge
TscH2csI
100
鈥�
ns
VDD = 2.7V to 5.5V
1ms
VDD = 1.8V to 2.7V
84
Hold time of CS Inactive (VIH) to
CS Active (VIL or VIHH)
TcsA2csI
50
鈥�
ns
Note 1:
This specification by design.
CS
SCK
SDO
SDI
70
71
72
82
SDI
74
75, 76
MSb
BIT6 - - - - - -1
LSb
77
MSb IN
BIT6 - - - -1
LSb IN
80
83
84
73
VIH
VIL
VIHH
VIH
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| MS3456W20-18PW | CONN PLUG 9POS STRAIGHT W/PINS |
| VI-21W-MX-B1 | CONVERTER MOD DC/DC 5.5V 75W |
| MS3456W20-18P | CONN PLUG 9POS STRAIGHT W/PINS |
| VI-21X-MX-B1 | CONVERTER MOD DC/DC 5.2V 75W |
| MS3456L20-18PX | CONN PLUG 9POS STRAIGHT W/PINS |
鐩搁棞浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| MCP4161-503I/MF | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4161-503I/ML | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4161-503I/MS | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4161-503I/P | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
| MCP4161-503I/SL | 鍒堕€犲晢:MICROCHIP 鍒堕€犲晢鍏ㄧū:Microchip Technology 鍔熻兘鎻忚堪:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
