
2008 Microchip Technology Inc.
DS22060B-page 11
MCP413X/415X/423X/425X
1.1
SPI Mode Timing Waveforms and Requirements
FIGURE 1-1:
SPI Timing Waveform (Mode = 11).
TABLE 1-1:
SPI REQUIREMENTS (MODE = 11)
#
Characteristic
Symbol
Min
Max Units
Conditions
SCK Input Frequency
FSCK
—10
MHz VDD = 2.7V to 5.5V
—1
MHz VDD = 1.8V to 2.7V
70
CS Active (VIL or VIHH) to SCK↑ input
TcsA2scH
60
—
ns
71
SCK input high time
TscH
45
—
ns
VDD = 2.7V to 5.5V
500
—
ns
VDD = 1.8V to 2.7V
72
SCK input low time
TscL
45
—
ns
VDD = 2.7V to 5.5V
500
—
ns
VDD = 1.8V to 2.7V
73
Setup time of SDI input to SCK
↑ edge
TDIV2scH
10
—
ns
74
Hold time of SDI input from SCK
↑ edge
TscH2DIL20
—
ns
77
CS Inactive (VIH) to SDO output hi-impedance
TcsH2DOZ
—
50
ns
80
SDO data output valid after SCK
↓ edge
TscL2DOV
—
70
ns
VDD = 2.7V to 5.5V
170
ns
VDD = 1.8V to 2.7V
83
CS Inactive (VIH) after SCK↑ edge
TscH2csI
100
—
ns
VDD = 2.7V to 5.5V
1ms
VDD = 1.8V to 2.7V
84
Hold time of CS Inactive (VIH) to
CS Active (VIL or VIHH)
TcsA2csI
50
—
ns
Note 1: This specification by design.
CS
SCK
SDO
SDI
70
71
72
73
74
75, 76
77
78
79
80
MSb
LSb
BIT6 - - - - - -1
MSb IN
BIT6 - - - -1
LSb IN
83
84
VIH
VIL
VIHH
VIH