- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1953 > MCP2510T-E/SO (Microchip Technology)IC CAN CONTROLLER W/SPI 18-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP2510T-E/SO |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 7/80頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CAN CONTROLLER W/SPI 18-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,100 |
| 控制器類型： | CAN 接口 |
| 接口： | SPI |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 電流 - 電源： | 10mA |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 18-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 18-SOIC |
| 包裝： | 帶卷 (TR) |
| 配用： | DV251001-ND - KIT DEVELOPMENT CAN MCP2510 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
2007 Microchip Technology Inc.
DS21291F-page 15
MCP2510
3.0
MESSAGE TRANSMISSION
3.1
Transmit Buffers
The MCP2510 implements three Transmit Buffers.
Each of these buffers occupies 14 bytes of SRAM and
are mapped into the device memory maps. The first
byte, TXBNCTRL, is a control register associated with
the message buffer. The information in this register
determines the conditions under which the message
will be transmitted and indicates the status of the mes-
sage transmission. (see Register 3-2). Five bytes are
used to hold the standard and extended identifiers and
other message arbitration information (see Register 3-
3 through Register 3-8). The last eight bytes are for the
eight possible data bytes of the message to be trans-
mitted (see Register 3-8).
For the MCU to have write access to the message
buffer, the TXBNCTRL.TXREQ bit must be clear, indi-
cating that the message buffer is clear of any pending
message to be transmitted. At a minimum, the TXBN-
SIDH, TXBNSIDL, and TXBNDLC registers must be
loaded. If data bytes are present in the message, the
TXBNDm registers must also be loaded. If the message
is to use extended identifiers, the TXBNEIDm registers
must also be loaded and the TXBNSIDL.EXIDE bit set.
Prior to sending the message, the MCU must initialize
the CANINTE.TXINE bit to enable or disable the gener-
ation of an interrupt when the message is sent. The
MCU must also initialize the TXBNCTRL.TXP priority
bits (see Section 3.2).
3.2
Transmit Priority
Transmit priority is a prioritization, within the MCP2510,
of the pending transmittable messages. This is inde-
pendent from, and not necessarily related to, any prior-
itization implicit in the message arbitration scheme built
into the CAN protocol. Prior to sending the SOF, the pri-
ority of all buffers that are queued for transmission is
compared. The transmit buffer with the highest priority
will be sent first. For example, if transmit buffer 0 has a
higher priority setting than transmit buffer 1, buffer 0 will
be sent first. If two buffers have the same priority set-
ting, the buffer with the highest buffer number will be
sent first. For example, if transmit buffer 1 has the same
priority setting as transmit buffer 0, buffer 1 will be sent
first. There are four levels of transmit priority. If TXBNC-
TRL.TXP<1:0> for a particular message buffer is set to
11, that buffer has the highest possible priority. If
TXBNCTRL.TXP<1:0> for a particular message buffer
is 00, that buffer has the lowest possible priority.
3.3
Initiating Transmission
To
initiate
message
transmission
the
TXBNC-
TRL.TXREQ bit must be set for each buffer to be trans-
mitted. This can be done by writing to the register via
the SPI interface or by setting the TXNRTS pin low for
the particular transmit buffer(s) that are to be transmit-
ted. If transmission is initiated via the SPI interface, the
TXREQ bit can be set at the same time as the TXP pri-
ority bits.
When
TXBNCTRL.TXREQ
is
set,
the
TXBNCTRL.ABTF,
TXBNCTRL.MLOA
and
TXBNCTRL.TXERR bits will be cleared.
Setting the TXBNCTRL.TXREQ bit does not initiate a
message transmission, it merely flags a message
buffer as ready for transmission. Transmission will start
when the device detects that the bus is available. The
device will then begin transmission of the highest prior-
ity message that is ready.
When the transmission has completed successfully the
TXBNCTRL.TXREQ bit will be cleared, the CAN-
INTF.TXNIF bit will be set, and an interrupt will be gen-
erated if the CANINTE.TXNIE bit is set.
If the message transmission fails, the TXBNC-
TRL.TXREQ will remain set indicating that the mes-
sage is still pending for transmission and one of the
following condition flags will be set. If the message
started to transmit but encountered an error condition,
the TXBNCTRL. TXERR and the CANINTF.MERRF
bits will be set and an interrupt will be generated on the
INT pin if the CANINTE.MERRE bit is set. If the mes-
sage lost arbitration the TXBNCTRL.MLOA bit will be
set.
3.4
TXnRTS Pins
The TXNRTS Pins are input pins that can be configured
as request-to-send inputs, which provides a secondary
means of initiating the transmission of a message from
any of the transmit buffers, or as standard digital inputs.
Configuration and control of these pins is accomplished
using the TXRTSCTRL register (see Register 3-2). The
TXRTSCTRL register can only be modified when the
MCP2510 is in configuration mode (see Section 9.0). If
configured to operate as a request to send pin, the pin
is mapped into the respective TXBNCTRL.TXREQ bit
for the transmit buffer. The TXREQ bit is latched by the
falling edge of the TXNRTS pin. The TXNRTS pins are
designed to allow them to be tied directly to the RXNBF
pins to automatically initiate a message transmission
when the RXNBF pin goes low. The TXNRTS pins have
internal pullup resistors of 100 k
Ω (nominal).
3.5
Aborting Transmission
The MCU can request to abort a message in a specific
message buffer by clearing the associated TXBnC-
TRL.TXREQ bit. Also, all pending messages can be
requested to be aborted by setting the CAN-
CTRL.ABAT bit. If the CANCTRL.ABAT bit is set to
abort all pending messages, the user MUST reset this
bit (typically after the user verifies that all TXREQ bits
have been cleared) to continue trasmit messages. The
CANCTRL.ABTF flag will only be set if the abort was
requested via the CANCTRL.ABAT bit. Aborting a mes-
sage by resetting the TXREQ bit does cause the ATBF
bit to be set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP2515T-E/ST | IC CAN CONTROLLER W/SPI 20TSSOP |
| MCP2551-E/SN | IC TRANSCEIVER CAN HI-SPD 8-SOIC |
| MCP4011T-503E/SN | IC DGTL POT 50K 1CH 8SOIC |
| MCP4019T-103E/LT | IC DGTL POT 10K 128TAPS SC70-5 |
| MCP4021T-502E/MC | IC DGTL POT 5K 1CH 8DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP2510T-I/SO | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Stand-alone CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCP2510T-I/ST | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Stand-alone CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCP2515 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone CAN Controller With SPI Interface |
| MCP2515_12 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone CAN Controller with SPI Interface |
| MCP2515DM-BM | 功能描述:網(wǎng)絡(luò)開發(fā)工具 CAN Bus Monitor Demo Board RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。