- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1953 > MCP23018T-E/SS (Microchip Technology)IC I/O EXPANDER I2C 16B 24SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP23018T-E/SS |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 24/56頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC I/O EXPANDER I2C 16B 24SSOP |
| 標(biāo)準(zhǔn)包裝： | 2,100 |
| 接口： | I²C |
| 輸入/輸出數(shù)： | 16 |
| 中斷輸出： | 是 |
| 頻率 - 時(shí)鐘： | 3.4MHz |
| 電源電壓： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
MCP23018/MCP23S18
DS22103A-page 30
2008 Microchip Technology Inc.
1.7
Interrupt Logic
If enabled, the MCP23X18 activates the INTn interrupt
output when one of the port pins changes state or when
a pin does not match the pre-configured default. Each
pin is individually configurable as follows:
Enable/disable interrupt via GPINTEN
Can interrupt on either pin change or change from
default as configured in DEFVAL
Both conditions are referred to as Interrupt on Change
(IOC).
The Interrupt Control (INT) Module uses the following
registers/bits:
IOCON.MIRROR - controls if the two interrupt
pins mirror each other.
GPINTEN - Interrupt enable register
INTCON - Controls the source for the IOC
DEFVAL - Contains the register default for IOC
operation
1.7.1
INTA AND INTB
There are two interrupt pins, INTA and INTB. By
default, INTA is associated with GPAn pins (Port A) and
INTB is associated with GPBn pins (Port B). Each port
has an independent signal which is cleared if its
associated GPIO or INTCAP register is read.
1.7.1.1
Mirroring the INT pins
Additionally, the INTn pins can be configured to mirror
each other so that any interrupt will cause both pins to
go active. This is controlled via IOCON.MIRROR.
If IOCON.MIRROR = 0, the internal signals are routed
independently to the INTA and INTB pads.
If IOCON.MIRROR = 1, the internal signals are OR’ed
together and routed to the INTn pads. In this case, the
interrupt will only be cleared if the associated GPIO or
INTCAP is read (see Table 1-6).
TABLE 1-6:
INTERRUPT OPERATION
(IOCON.MIRROR = 1)
1.7.2
IOC FROM PIN CHANGE
If enabled, the MCP23X18 will generate an interrupt if
a mismatch condition exists between the current port
value and the previous port value. Only IOC enabled
pins will be compared. See GPINTEN and INTCON
registers.
1.7.3
IOC FROM REGISTER DEFAULT
If enabled, the MCP23X18 will generate an interrupt if
a mismatch occurs between the DEFVAL register and
the port. Only IOC enabled pins will be compared. See
GPINTEN, INTCON, and DEFVAL registers.
1.7.4
INTERRUPT OPERATION
The INTn interrupt output can be configured as “active
low”, “active high”, or “open drain” via the IOCON
register.
Only those pins that are configured as an input (IODIR
register)
with
interrupt-on-change
(IOC)
enabled
(GPINTEN register) can cause an interrupt. Pins
defined as an output have no effect on the interrupt
output pin.
Input change activity on a port input pin that is enabled
for IOC will generate an internal device interrupt and
the device will capture the value of the port and copy it
into INTCAP.
The first interrupt event will cause the port contents to
be copied into the INTCAP register. Subsequent
interrupt conditions on the port will not cause an
interrupt to occur as long as the interrupt is not cleared
by a read of INTCAP or GPIO.
1.7.5
CLEARING INTERRUPTS
The interrupt will remain active until the INTCAP or
GPIO register is read (depending on IOCON.INTCC).
Writing to these registers will not affect the interrupt.
The interrupt condition will be cleared after the LSb of
the data is clocked out during a Read command of
GPIO or INTCAP (depending on IOCON.INTCC).
Interrupt
Condition
Read Port N*
Interupt
Result
GPIOA
Port A
Clear
Port B
Unchanged
GPIOB
Port A
Unchanged
Port B
Clear
GPIOA and
GPIOB
Port A
Unchanged
Port B
Unchanged
Both Port A
and Port B
Clear
* Port n = GPIOn or INTCAPn
Note:
Assuming IOCON.INTCC = 0 (INT cleared
on GPIO read): The value in INTCAP can
be lost if GPIO is read before INTCAP
while another IOC is pending. After read-
ing GPIO, the interrupt will clear and then
set due to the pending IOC, causing the
INTCAP register to update.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP23S09-E/P | IC I/O EXPANDER SPI 8B 18DIP |
| MCP23S17T-E/ML | IC I/O EXPANDER SPI 16B 28QFN |
| MCP25055-I/SL | IC I/O EXPANDER CAN 8B 14SOIC |
| MCP2510T-E/SO | IC CAN CONTROLLER W/SPI 18-SOIC |
| MCP2515T-E/ST | IC CAN CONTROLLER W/SPI 20TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP-230-82501-0N | 制造商:Supermicro Computer Inc 功能描述:SUPERMICRO TOP COVER, SC825 - Bulk |
| MCP-230-93301-0N | 制造商:SUPER MICRO COMPUTER, INC. 功能描述:SUPERMICRO 933T-R760 COVER - Bulk |
| MCP23S08 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Bit I/O Expander with Serial Interface |
| MCP23S08-E/ML | 功能描述:接口-I/O擴(kuò)展器 8bit Input/Output Exp SPI interface RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
| MCP23S08-E/P | 功能描述:接口-I/O擴(kuò)展器 In/Out SPI int RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。