- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371096 > MCM72BA64SG66 (MOTOROLA INC) 256KB and 512KB BurstRAM Secondary Cache Module for Pentium PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM72BA64SG66 |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| 中文描述： | 128K X 36 CACHE SRAM MODULE, 9 ns, DMA136 |
| 封裝： | DIMM-136 |
| 文件頁數(shù)： | 5/12頁 |
| 文件大小： | 167K |
| 代理商： | MCM72BA64SG66 |
MCM72F8
MCM72F9
5
MOTOROLA FAST SRAM
PIN DESCRIPTIONS
Pin Locations
Symbol
Type
Description
61, 62, 64, 65, 67, 68, 70, 71,
72, 143, 145, 146, 148, 149,
151, 152, 154, 155
A0 – A17
Input
Synchronous Address Inputs: These inputs are registered and must meet
setup and hold times.
156
ADSP
Input
Synchronous Addresss Status Controller: Initiates read, write, or chip
deselect cycle.
15, 31, 44, 86, 92, 105, 121,
134
DP0 – DP7
Synchronous Parity Data Inputs/Outputs.
2, 3, 5, 6, 8, 9, 11, 12, 14, 17,
18, 20, 21, 23, 24, 26, 27, 32,
34, 35, 37, 38, 40, 41, 43, 46,
47, 49, 50, 52, 53, 55, 56, 87,
89, 90, 93, 95, 96, 98, 99,
101, 102, 104, 107, 108, 110,
111, 115, 116, 118, 119, 122,
124, 125, 127, 128, 130, 131,
133, 136, 137, 139, 140
DQ0 – DQ63
I/O
Synchronous Data Inputs/Outputs.
167, 83
E0, E1
Input
Synchronous Chip Enable: Active low to enable chip. Negated high —
blocks ADSP or deselects chip when ADSC is asserted. E1 is only used on
4MB module.
166, 82
G0, G1
Input
Asynchronous Output Enable Input:
Low — enables output buffer.
High — DQx pins are high impedance.
G1 is only used on 4MB module.
29, 74, 113, 158
K0 – K3
Input
Clock: This signal registers the address, data in, and all control signals
except G and LBO.
76, 77, 79, 80,
160, 161, 163, 164
W0 – W7
Input
Synchronous Byte Write Inputs: x refers to the byte being written (byte a,
b). SGW overrides SBx.
4, 16, 33, 45, 57, 69, 94,
106, 123, 135, 147, 165
VDD
Supply
Power Supply: 3.3 V + 10%, – 5%. Must be connected on all modules.
1, 7, 10, 13, 19, 22, 25, 28,
30, 36, 39, 42, 48, 51, 54, 60,
63, 66, 73, 75, 78, 81, 84, 85,
88, 91, 97, 100, 103, 109,
112, 114, 117, 120, 126, 129,
132, 138, 141, 144, 150, 153,
157, 159, 162, 168
VSS
Supply
Ground.
58, 59, 142
NC
No Connection: There is no connection to the chip.
DATA RAM MCM69F618A SYNCHRONOUS TRUTH TABLE
(See Notes 1, 2, 3, and 4)
Next Cycle
Address Used
E
ADSP
G
DQx
WRITE
Deselect
None
1
0
X
High–Z
X
Begin Read
External Address
0
0
0
DQ
Read
Read
Current
X
1
1
High–Z
Read
Read
Current
X
1
0
DQ
Read
Begin Write
External
0
0
X
High–Z
Write
Write
Current
X
1
X
High–Z
Write
NOTES:
1. X = don’t care, 1 = logic high, 0 = logic low.
2. Write is defined as any Wx low.
3. G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately (tGLQX) following G going low.
4. On write cycles that follow read cycles, G must be negated prior to the start of the write cycle to ensure proper write data setup times. G must
also remain negated at the completion of the write cycle to ensure proper write data hold times.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM72BB64SG66 | 256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72BF64SG66 | 256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72CB64SG66 | 256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72CF64SG66 | 256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72F6DG10 | 512KB and 1MB Synchronous Fast Static RAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM72BB32 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72BB32SG60 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72BB32SG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72BB64SG60 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
| MCM72BB64SG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for Pentium |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。