參數(shù)資料
型號(hào): MCM69F618C
廠商: Motorola, Inc.
英文描述: 64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
中文描述: 64K的× 18位流通過(guò)BurstRAM同步快速靜態(tài)存儲(chǔ)器
文件頁(yè)數(shù): 4/12頁(yè)
文件大?。?/td> 203K
代理商: MCM69F618C
MCM69F618C
4
MOTOROLA FAST SRAM
PIN DESCRIPTIONS
Pin Locations
Symbol
Type
Description
85
ADSC
Input
Synchronous Address Status Controller: Initiates READ, WRITE or chip
deselect cycle.
84
ADSP
Input
Synchronous Address Status Processor: Initiates READ, WRITE or
chip deselect cycle (exception — chip deselect does not occur when
ADSP is asserted and SE1 is high).
83
ADV
Input
Synchronous Address Advance: Increments address count in
accordance with counter type selected (linear/interleaved).
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74
(b) 8, 9, 12, 13, 18, 19, 22, 23, 24
DQx
I/O
Synchronous Data I/O: “x” refers to the byte being read or written
(byte a, b).
86
G
Input
Asynchronous Output Enable Input:
Low — enables output buffers (DQx pins).
High — DQx pins are high impedance.
89
K
Input
Clock: This signal registers the address, data in, and all control signals
except G and LBO.
31
LBO
Input
Linear Burst Order Input: This pin must remain in steady state (this
signal not registered or latched). It must be tied high or low.
Low — linear burst counter (68K/PowerPC).
High — interleaved burst counter (486/i960/Pentium).
32, 33, 34, 35, 44, 45, 46,
47, 48, 80, 81, 82, 99, 100
SA
Input
Synchronous Address Inputs: These inputs are registered and must
meet setup and hold times.
36, 37
SA1,SA0
Input
Synchronous Address Inputs: these pins must be wired to the two LSBs
of the address bus for proper burst operation. These inputs are
registered and must meet setup and hold times.
93, 94
(a) (b)
SBx
Input
Synchronous Byte Write Inputs: “x” refers to the byte being written (byte
a, b). SGW overrides SBx.
98
SE1
Input
Synchronous Chip Enable: Active low to enable chip.
Negated high–blocks ADSP or deselects chip when ADSC is asserted.
97
SE2
Input
Synchronous Chip Enable: Active high for depth expansion.
92
SE3
Input
Synchronous Chip Enable: Active low for depth expansion.
88
SGW
Input
Synchronous Global Write: This signal writes all bytes regardless of the
status of the SBx and SW signals. If only byte write signals SBx are
being used, tie this pin high.
87
SW
Input
Synchronous Write: This signal writes only those bytes that have been
selected using the byte write SBx pins. If only byte write signals SBx
are being used, tie this pin low.
4, 11, 15, 20, 27, 41, 54,
61, 65, 70, 77, 91
VDD
Supply
Power Supply: 3.3 V + 10%, – 5%.
5, 10, 17, 21, 26, 40, 55,
60, 67, 71, 76, 90
VSS
Supply
Ground.
64
NC
Input
No Connection: There is no connection to the chip. For compatibility
reasons, it is recommended that this pin be tied low for system designs
that do not have a sleep mode associated with the cache/memory
controller. Other vendors’ RAMs may have implemented this Sleep
Mode (ZZ) feature.
1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30,
38, 39, 42, 43, 49, 50, 51, 52,
53, 56, 57, 66, 75, 78, 79, 95, 96
NC
No Connection: There is no connection to the chip.
相關(guān)PDF資料
PDF描述
MCM69F618CTQ10 64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ10R 64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ12 64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ12R 64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ9 64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCM69F618CTQ10 制造商:Motorola Inc 功能描述:
MCM69F618CTQ10R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ12 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ12R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ8.5 制造商:Motorola Inc 功能描述: