參數(shù)資料
型號(hào): MCM63P631ATQ66
廠商: MOTOROLA INC
元件分類(lèi): SRAM
英文描述: 64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
中文描述: 64K X 32 CACHE SRAM, 8 ns, PQFP100
封裝: TQFP-100
文件頁(yè)數(shù): 9/16頁(yè)
文件大?。?/td> 228K
代理商: MCM63P631ATQ66
MCM63P631A
9
MOTOROLA FAST SRAM
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VDD = 3.3 V + 10%, – 5%, TA = 0 to 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
1 V/ns (20 to 80%)
Output Timing Reference Level
Output Load
. . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . .
See Figure 1 Unless Otherwise Noted
READ/WRITE CYCLE TIMING
(See Notes 1, 2, 3, and 4)
63P631A–117
117 MHz
63P631A–100
100 MHz
63P631A–75
75 MHz
63P631A–66
66 MHz
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Notes
Cycle Time
tKHKH
tKHKL
tKLKH
tKHQV
tGLQV
tKHQX1
tKHQX2
tGLQX
tGHQZ
tKHQZ
8.5
10
13
15
ns
Clock High Pulse Width
3.4
4
5.2
6
ns
Clock Low Pulse Width
3.4
4
5.2
6
ns
Clock Access Time
4.5
4.5
7
8
ns
Output Enable to Output Valid
4.5
4.5
5
5
ns
Clock High to Output Active
0
0
0
0
ns
5
Clock High to Output Change
1.5
1.5
1.5
1.5
ns
5
Output Enable to Output Active
0
0
0
0
ns
5
Output Disable to Q High–Z
5.5
5.5
7
8
ns
5, 6
Clock High to Q High–Z
1.5
5.5
1.5
5.5
2
7
2
8
ns
5, 6
Setup Times:
Address
ADSP, ADSC,
ADV
Data In
Write
Chip Enable
tADKH
tADSKH
tDVKH
tWVKH
tEVKH
2.5
2.5
2.5
2.5
ns
Hold Times:
Address
ADSP, ADSC,
ADV
Data In
Write
Chip Enable
tKHAX
tKHADSX
tKHDX
tKHWX
tKHEX
0.5
0.5
0.5
0.5
ns
Sleep Mode Standby
tZZS
2 x
tKHKH
2 x
tKHKH
2 x
tKHKH
2 x
tKHKH
ns
Sleep Mode Recovery
tZZREC
2 x
tKHKH
2 x
tKHKH
2 x
tKHKH
2 x
tKHKH
ns
Sleep Mode High to Q High–Z
tZZQZ
15
15
15
15
ns
NOTES:
1. Write applies to all SBx, SW, and SGW signals when the chip is selected and ADSP high.
2. Chip Enable applies to all SE1, SE2 and SE3 signals whenever ADSP or ADSC is asserted.
3. All read and write cycle timings are referenced from K or G.
4. G is a don’t care after write cycle begins. To prevent bus contention, G should be negated prior to start of write cycle.
5. This parameter is sampled and is not 100% tested.
6. Measured at
±
200 mV from steady state.
OUTPUT
Z0 = 50
RL = 50
VT = 1.5 V
Figure 1. AC Test Load
相關(guān)PDF資料
PDF描述
MCM63P631ATQ66R 64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P636 64K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P736ZP66 Circular Connector; Body Material:Aluminum; Series:PT07; Number of Contacts:36; Connector Shell Size:22; Connecting Termination:Solder; Circular Shell Style:Jam Nut Receptacle; Circular Contact Gender:Pin; Insert Arrangement:22-36
MCM63P818ZP66 Circular Connector; No. of Contacts:36; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:22-36
MCM63P736ZP100R Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT07; No. of Contacts:2; Connector Shell Size:8; Connecting Termination:Solder; Circular Shell Style:Jam Nut Receptacle; Body Style:Straight
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCM63P631ATQ66R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631ATQ75 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631ATQ75R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ117 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ117R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM