- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371087 > MCM63L918A (Motorola, Inc.) 9MBit Synchronous Late Write Fast Static RAM(8M位同步遲寫快速靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MCM63L918A |
| 廠商： | Motorola, Inc. |
| 英文描述： | 9MBit Synchronous Late Write Fast Static RAM(8M位同步遲寫快速靜態(tài)RAM) |
| 中文描述： | 9MBit快速同步后寫入靜態(tài)存儲器（800萬位同步遲寫快速靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 1/20頁 |
| 文件大小： | 412K |
| 代理商： | MCM63L918A |
MCM63L836A
MCM63L918A
1
MOTOROLA FAST SRAM
Motorola, Inc. 1999
Advance Information
8M Late Write HSTL
The MCM63L836A/918A is an 8M–bit synchronous late write fast static RAM
designed to provide high performance in secondary cache and ATM switch,
Telecom, and other high speed memory applications. The MCM63L918A
(organized as 512K words by 18 bits) and the MCM63L836A (organized as 256K
words by 36 bits) are fabricated in Motorola’s high performance silicon gate
copper CMOS technology.
The differential clock (CK) inputs control the timing of read/write operations of
the RAM. At the rising edge of CK, all addresses, write enables, and synchronous
selects are registered. An internal buffer and special logic enable the memory to
accept write data on the rising edge of CK, a cycle after address and control
signals. Read data is available at the falling edge of CK.
The RAM uses HSTL inputs and outputs. The adjustable input trip–point (Vref)
and output voltage (VDDQ) gives the system designer greater flexibility in
optimizing system performance.
The synchronous write and byte enables allow writing to individual bytes or
the entire word.
The impedance of the output buffers is programmable, allowing the outputs to
match the impedance of the circuit traces which reduces signal reflections.
Byte Write Control
Single 3.3 V
±
10% Operation
HSTL — I/O (JEDEC Standard JESD8–6 Class I Compatible)
HSTL — User Selectable Input Trip–Point
HSTL — Compatible Programmable Impedance Output Drivers
Register to Latch Synchronous Operation
Boundary Scan (JTAG) IEEE 1149.1 Compatible
Differential Clock Inputs
Optional x18 or x36 Organization
MCM63L836A/918A–3.8 = 3.8 ns
MCM63L836A/918A–4.0 = 4.0 ns
MCM63L836A/918A–4.2 = 4.2 ns
MCM63L836A/918A–4.5 = 4.5 ns
MCM63L836A/918A–5.0 = 5.0 ns
Sleep Mode Operation (ZZ Pin)
119–Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Flipped Chip Plastic
Ball Grid Array (PBGA) Package
This document contains information on a new product. Specifications and information herein are subject to change without notice.
Order this document
by MCM63L836A/D
SEMICONDUCTOR TECHNICAL DATA
MCM63L836A
MCM63L918A
FC PACKAGE
PBGA
CASE 999D–01
8/4/99
相關PDF資料 |
PDF描述 |
|---|---|
| MCM63L836A | 8MBit Synchronous Late Write Fast Static RAM(8M位同步遲寫快速靜態(tài)RAM) |
| MCM63P631ATQ100 | 64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM63P631ATQ75 | ER 4C 4#12 SKT RECP BOX |
| MCM63P631ATQ75R | MS/STANDARD CYLINDRICAL MIL-C-5015 SERIES 3102E ENVIRONMENTAL RESISTING BOX MOUNT RECEPTACLES, STRAIGHT BODY STYLE, SOLDER TERMINATION, 18 SHELL SIZE, 18-11 INSERT ARRANGEMENT, RECEPTACLE GENDER, 5 CONTACTS |
| MCM63P631A | 64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCM63P531 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM63P531TQ4.5 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM63P531TQ4.5R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM63P531TQ7 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM63P531TQ7R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。