- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371083 > MCM62110FN17 (MOTOROLA INC) CAP CERM 10PF 200V NP0 RF 0603 PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM62110FN17 |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | CAP CERM 10PF 200V NP0 RF 0603 |
| 中文描述： | 32K X 9 APPLICATION SPECIFIC SRAM, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁(yè)數(shù)： | 9/12頁(yè) |
| 文件大?。?/td> | 206K |
| 代理商： | MCM62110FN17 |
MCM62110
9
MOTOROLA FAST SRAM
STREAM CYCLE
(See Note 1)
MCM62110–15
MCM62110–17
MCM62110–20
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Stream Cycle Time
tKHKH
15
—
17
—
20
—
ns
1, 2
Clock Low Pulse Width
tKLKH
5
—
5
—
5
—
ns
Clock High Pulse Width
tKHKL
7
—
7
—
7
—
ns
Stream Access Time
tKHQV
—
7
—
7.5
—
8
ns
Setup Times:
A
W
E1, E2
PIE
SIE
SDQ0 – SDQ7, SDQP, PDQ0 – PDQ7, PDQP
tAVKL
tWHKH
tEVKL
tPIEVKH
tSIEVKH
tDVKH
2.5
—
2.5
—
2.5
—
ns
Hold Times:
A
W
E1, E2
PIE
SIE
SDQ0 – SDQ7, SDQP, PDQ0 – PDQ7, PDQP
tKLAX
tKHWX
tKLEX
tKHPIEX
tKHSIEX
tKHDX
2
—
2
—
2
—
ns
Output Enable High to Q High–Z
tPOEHQZ
tSOEHQZ
0
8
0
9
0
9
ns
3
Output Enable Low to Q Active
tPOELQX
tSOELQX
0
—
0
—
0
—
ns
3
Output Enable Low to Output Valid
tPOELQV
tSOELQV
—
5
—
6
—
8
ns
NOTES:
1. A stream cycle is defined as a cycle where data is passed from one data bus to the other data bus.
2. All stream cycle timing is referenced from K.
3. Transition is measured
±
500 mV from steady–state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested.
At any given voltage and temperature, tPOEHQZ is less than tPOELQX, tSOEHQZ is less than tSOELQX, and tKHQZ is less than tKHQX
for a given device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM62110FN20 | 32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
| MCM6226BB | 128K x 8 Bit Static Random Access Memory |
| MCM6226BBXJ35R2 | 128K x 8 Bit Static Random Access Memory |
| MCM6226BBXJ20 | 128K x 8 Bit Static Random Access Memory |
| MCM6226BBXJ20R2 | 128K x 8 Bit Static Random Access Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM62110FN20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
| MCM6223YJ15 | 制造商:Motorola Inc 功能描述: |
| MCM6226BAXJ20 | 制造商:Motorola Inc 功能描述: |
| MCM6226BB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 8 Bit Static Random Access Memory |
| MCM6226BBEJ15 | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。