- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371083 > MCM6209CP25 (MOTOROLA INC) 64K x 4 Bit Fast Static RAM PDF資料下載
參數(shù)資料
| 型號： | MCM6209CP25 |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 64K x 4 Bit Fast Static RAM |
| 中文描述： | 64K X 4 STANDARD SRAM, 25 ns, PDIP28 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-28 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大小： | 175K |
| 代理商： | MCM6209CP25 |
MCM6209C
5
MOTOROLA FAST SRAM
WRITE CYCLE 1
(W Controlled, See Notes 1, 2, and 3)
– 12
– 15
– 20
– 25
– 35
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Notes
Write Cycle Time
tAVAV
tAVWL
tAVWH
tWLWH,
tWLEH
12
—
15
—
20
—
25
—
35
—
ns
3
Address Setup Time
0
—
0
—
0
—
0
—
0
—
ns
Address Valid to End of Write
10
—
12
—
15
—
20
—
20
—
ns
Write Pulse Width
10
—
12
—
15
—
20
—
20
—
ns
Write Pulse Width, G High
tWLWH,
tWLEH
8
—
10
—
12
—
15
—
15
—
ns
4
Data Valid to End of Write
tDVWH
tWHDX
tWLQZ
tWHQX
tWHAX
6
—
7
—
8
—
10
—
10
—
ns
Data Hold Time
0
—
0
—
0
—
0
—
0
—
ns
Write Low to Output High–Z
0
6
0
7
0
8
0
10
0
10
ns
5, 6, 7
Write High to Output Active
4
—
4
—
4
—
4
—
4
—
ns
5, 6, 7
Write Recovery Time
0
—
0
—
0
—
0
—
0
—
ns
NOTES:
1. A write occurs during the overlap of E low and W low.
2. For Output Enable devices, if G goes low coincident with or after W goes low, the output will remain in a high impedance state.
3. All timings are referenced from the last valid address to the first transitioning address.
4. For Output Enable devices, if G
≥
VIH, the output will remain in a high impedance state
5. At any given voltage and temperature, tWLQZ max is less than tWHQX min, both for a given device and from device to device.
6. Transition is measured
±
500 mV from steady–state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.
WRITE CYCLE 1
(W Controlled, See Note 2)
DATA VALID
tDVWH
tAVWL
tAVWH
tAVAV
tWHAX
tWLWH
tWHDX
tWLQZ
tWHQX
HIGH–Z
HIGH–Z
A (ADDRESS)
W (WRITE ENABLE)
E (CHIP ENABLE)
Q (DATA OUT)
D (DATA IN)
tWLEH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM6209CP35 | 64K x 4 Bit Fast Static RAM |
| MCM62110 | 32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
| MCM62110FN15 | 32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
| MCM62110FN17 | CAP CERM 10PF 200V NP0 RF 0603 |
| MCM62110FN20 | 32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM6209CP35 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 4 Bit Fast Static RAM |
| MCM62110 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
| MCM62110FN15 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
| MCM62110FN17 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
| MCM62110FN20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。