I2<" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� MCF5213LCVM80J
寤犲晢锛� Freescale Semiconductor
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 29/56闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MCU 256K FLASH 80MHZ 81MAPBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 240
绯诲垪锛� MCF521x
鏍稿績铏曠悊鍣細 Coldfire V2
鑺珨灏哄锛� 32-浣�
閫熷害锛� 80MHz
閫ｉ€氭€э細 CAN锛孖²C锛孲PI锛孶ART/USART
澶栧湇瑷�(sh猫)鍌欙細 DMA锛孡VD锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 56
绋嬪簭瀛樺劜(ch菙)鍣ㄥ閲忥細 256KB锛�256K x 8锛�
绋嬪簭瀛樺劜(ch菙)鍣ㄩ(l猫i)鍨嬶細 闁冨瓨
RAM 瀹归噺锛� 32K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 3 V ~ 3.6 V
鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒锛� A/D 8x12b
鎸暕鍣ㄥ瀷锛� 鍏�(n猫i)閮�
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 81-LBGA
鍖呰锛� 鎵樼洡(p谩n)
Electrical Characteristics
MCF5213 ColdFire Microcontroller, Rev. 3
Freescale Semiconductor
35
2.10
I2C Input/Output Timing Specifications
Table 30 lists specifications for the I2C input timing parameters shown in Figure 7.
Table 31 lists specifications for the I2C output timing parameters shown in Figure 7.
Table 30. I2C Input Timing Specifications between I2C_SCL and I2C_SDA
Num
Characteristic
Min
Max
Units
11
Start condition hold time
2
脳 t
CYC
鈥攏s
I2
Clock low period
8
脳 t
CYC
鈥攏s
I3
SCL/SDA rise time (VIL = 0.5 V to VIH = 2.4 V)
鈥�
1
ms
I4
Data hold time
0
鈥�
ns
I5
SCL/SDA fall time (VIH = 2.4 V to VIL = 0.5 V)
鈥�
1
ms
I6
Clock high time
4
脳 t
CYC
鈥攏s
I7
Data setup time
0
鈥�
ns
I8
Start condition setup time (for repeated start condition only)
2
脳 t
CYC
鈥攏s
I9
Stop condition setup time
2
脳 t
CYC
鈥攏s
Table 31. I2C Output Timing Specifications between I2C_SCL and I2C_SDA
Num
Characteristic
Min
Max
Units
111
1 Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the
maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 31. The I2C
interface is designed to scale the actual data transition time to move it to the middle of the SCL low
period. The actual position is affected by the prescale and division values programmed into the IFDR;
however, the numbers given in Table 31 are minimum values.
Start condition hold time
6
脳 t
CYC
鈥攏s
Clock low period
10
脳 t
CYC
鈥攏s
I32
2 Because SCL and SDA are open-collector-type outputs, which the processor can only actively drive
low, the time SCL or SDA take to reach a high level depends on external signal capacitance and pull-up
resistor values.
I2C_SCL/I2C_SDA rise time
(VIL = 0.5 V to VIH = 2.4 V)
鈥斺€�
s
Data hold time
7
脳 t
CYC
鈥攏s
I53
3 Specified at a nominal 50-pF load.
I2C_SCL/I2C_SDA fall time
(VIH = 2.4 V to VIL = 0.5 V)
鈥�3
ns
Clock high time
10
脳 t
CYC
鈥攏s
Data setup time
2
脳 t
CYC
鈥攏s
Start condition setup time (for repeated start
condition only)
20
脳 t
CYC
鈥攏s
Stop condition setup time
10
脳 t
CYC
鈥攏s
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MC9S08DV32ACLF IC MCU 32K FLASH 2K RAM 48-LQFP
MCF5212LCVM80J IC MCU 256K FLASH 80MHZ 81MAPBGA
MCF52100CEP66 IC MCU 64K FLASH 66MHZ 64QFN
MCF52110CVM80J IC MCU 128K FLASH 80MHZ 81MAPBGA
MCF52110CVM66J IC MCU 128K FLASH 66MHZ 81MAPBGA
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCF5214 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū(ch膿ng):Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:CodeWarrior Development Studio for ColdFire銏� Architectures
MCF5214CVF66 鍔熻兘鎻忚堪:32浣嶅井鎺у埗鍣� - MCU MCF5214 V2CORE 256KFLASH RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:C28x 铏曠悊鍣ㄧ郴鍒�:TMS320F28x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:90 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:64 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:26 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2.97 V to 3.63 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:LQFP-80 瀹夎棰�(f膿ng)鏍�:SMD/SMT
MCF5214CVF66J 鍔熻兘鎻忚堪:IC MCU 256K FLASH 256MAPBGA RoHS:鍚� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - 寰帶鍒跺櫒锛� 绯诲垪:MCF521x 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:260 绯诲垪:73S12xx 鏍稿績铏曠悊鍣�:80515 鑺珨灏哄:8-浣� 閫熷害:24MHz 閫ｉ€氭€�:I²C锛屾櫤鑳藉崱锛孶ART/USART锛孶SB 澶栧湇瑷�(sh猫)鍌�:LED锛孭OR锛學DT 杓稿叆/杓稿嚭鏁�(sh霉):9 绋嬪簭瀛樺劜(ch菙)鍣ㄥ閲�:64KB锛�64K x 8锛� 绋嬪簭瀛樺劜(ch菙)鍣ㄩ(l猫i)鍨�:闁冨瓨 EEPROM 澶у皬:- RAM 瀹归噺:2K x 8 闆诲 - 闆绘簮 (Vcc/Vdd):2.7 V ~ 5.5 V 鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒:- 鎸暕鍣ㄥ瀷:鍏�(n猫i)閮� 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:68-VFQFN 瑁搁湶鐒婄洡(p谩n) 鍖呰:绠′欢
MCF5214CVM66 鍔熻兘鎻忚堪:32浣嶅井鎺у埗鍣� - MCU MCF5214 V2CORE 256K FLASH RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:C28x 铏曠悊鍣ㄧ郴鍒�:TMS320F28x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:90 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:64 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:26 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2.97 V to 3.63 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:LQFP-80 瀹夎棰�(f膿ng)鏍�:SMD/SMT
MCF5216 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū(ch膿ng):Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:CodeWarrior Development Studio for ColdFire銏� Architectures
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣(g貌u)闇€姹�

(鑻ュ彧閲囪臣(g貌u)涓€姊濆瀷铏�(h脿o)锛屽～瀵�(xi臎)涓€琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�(g貌u)銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�(g貌u)銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

*鍨嬭櫉(h脿o) *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉(h脿o) 灏佽
娣诲姞鏇村閲囪臣(g貌u)

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 閹达拷
    • 闁插洩鍠�
    • 閹兼粎鍌�
    • 娴兼艾鎲�