
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
DRAM Controller
10-54
MCF5206 USERS MANUAL Rev 1.0
MOTOROLA
Figure 10-18. Fast Page Mode or Burst Page Mode DRAM Transfer Timing
Figure 10-19. Fast Page Mode or Burst Page Mode DRAM Transfer Timing
RSH1 - RSH0 - RAS Hold Time
This field controls the number of system clocks that RAS remains asserted after the
assertion of CAS. This field controls RAS active timing for transfers in normal mode and
for the initial transfer in fast page mode and burst page mode. Refer to Figure 10-17 for
CLK
TS
A
RAS
CAS
D
INTERNAL TA
DRAMW
RCD
RSH
CP
CAS
CLK
TS
A
RAS
CAS
D
INTERNAL TA
DRAMW
RCD
RSH
CP
CAS
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.