LIST OF ILLUSTRATIONS (Continued)
Figure
Page
Number
Title
Number
xvi
MCF5206 USERS MANUAL Rev 1.0
MOTOROLA
6-20.
Bursting Word-, Longword-, and Line-Read Transfer with Asynchronous Termination
Flowchart ....................................................................................................... 6-33
6-21.
Bursting Longword-Read from 16-Bit Port Using Asynchronous Termination (One
Wait State) ..................................................................................................... 6-34
6-22.
Word-, Longword-, and Line-Write Transfer Flowchart with Asynchronous Termina-
tion ................................................................................................................. 6-36
6-23.
Bursting Line-Write from 32-Bit Port Using Asynchronous Termination (One Wait
State) ............................................................................................................. 6-37
6-24.
Burst-Inhibited Word-, Longword-, and Line-Read Transfer with Asynchronous Ter-
mination Flowchart ......................................................................................... 6-40
6-25.
Burst-Inhibited Word Read from 8-Bit Port Using Asynchronous Termination .....
........................................................................................................................ 6-41
6-26.
Burst-Inhibited Word-, Longword-, and Line-Write Transfer with Asynchronous Ter-
mination Flowchart ......................................................................................... 6-43
6-27.
Burst-Inhibited Longword-Write Transfer to 16-Bit Port Using Asynchronous Termi-
nation (One Wait State) ................................................................................. 6-44
6-28.
Example of a Misaligned Longword Transfer ................................................. 6-46
6-29.
Example of a Misaligned Word Transfer........................................................ 6-46
6-30.
Interrupt-Acknowledge Cycle Flowchart ........................................................ 6-49
6-31.
Interrupt Acknowledge Bus Cycle Timing (No Wait States) ........................... 6-50
6-32.
Bursting Longword-Read Access from 16-Bit Port Terminated with TEA Timing
........................................................................................................................ 6-52
6-33.
MCF5206 Two-Wire Mode Bus Arbitration Interface ..................................... 6-54
6-34.
Two-Wire Implicit and Explicit Bus Ownership............................................... 6-56
6-35.
Two-Wire Bus Arbitration with Bus Lock Negated ......................................... 6-57
6-36.
Two-Wire Bus Arbitration with Bus Lock Bit Asserted ................................... 6-58
6-37.
MCF5206 Two-Wire Bus Arbitration Protocol State Diagram ........................ 6-59
6-38.
Three-Wire Implicit and Explicit Bus Ownership ............................................ 6-62
6-39.
Three-Wire Bus Arbitration with Bus Lock Bit Asserted ................................. 6-64
6-40.
MCF5206 Bus Arbitration Protocol State Diagram ........................................ 6-65
6-41.
Alternate Master Read Transfer using MCF5206-Generated
Transfer Acknowledge Flowchart ................................................................... 6-69
6-42.
Alternate Master Read Transfer Using MCF5206 Transfer Acknowledge Timing (No
Wait States) ................................................................................................... 6-70
6-43.
Alternate Master Write Transfer Using MCF5206-Generated
Transfer Acknowledge Flowchart ................................................................... 6-71
6-44.
Alternate Master Write Transfer Using MCF5206 Transfer-Acknowledge Timing (No
Wait States) ................................................................................................... 6-72
6-45.
Alternate Master Bursting Read Transfer Using MCF5206-Generated Transfer-Ac-
knowledge Flowchart ..................................................................................... 6-74
6-46.
Alternate Master Bursting Longword Read Transfer to an 8-Bit Port Using MCF5206
Transfer-Acknowledge Timing (No Wait States) ............................................ 6-75
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.