
Timer Module (TIM16B8CV2)
S12P-Family Reference Manual, Rev. 1.07
478
PRELIMINARY
Freescale Semiconductor
14.3.2.17 Pulse Accumulators Count Registers (PACNT)
Read: Anytime
Write: Anytime
These registers contain the number of active input edges on its input pin since the last reset.
When PACNT overows from 0xFFFF to 0x0000, the Interrupt ag PAOVF in PAFLG (0x0021) is set.
Full count register access should take place in one clock cycle. A separate read/write for high byte and low
byte will give a different result than accessing them as a word.
NOTE
Reading the pulse accumulator counter registers immediately after an active
edge on the pulse accumulator input pin may miss the last count because the
input has to be synchronized with the bus clock rst.
14.3.2.18 Output Compare Pin Disconnect Register(OCPD)
Read: Anytime
Write: Anytime
All bits reset to zero.
Module Base + 0x0022
15
14
13
12
11
10
9
0
R
PACNT15
PACNT14
PACNT13
PACNT12
PACNT11
PACNT10
PACNT9
PACNT8
W
Reset
00000000
Figure 14-26. Pulse Accumulator Count Register High (PACNTH)
Module Base + 0x0023
76543210
R
PACNT7
PACNT6
PACNT5
PACNT4
PACNT3
PACNT2
PACNT1
PACNT0
W
Reset
00000000
Figure 14-27. Pulse Accumulator Count Register Low (PACNTL)
Module Base + 0x002C
76543210
R
OCPD7
OCPD6
OCPD5
OCPD3
OCPD2
OCPD1
OCPD0
W
Reset
00000000
Figure 14-28. Ouput Compare Pin Disconnect Register (OCPD)