參數(shù)資料
型號(hào)： MC9S12E64MPV
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： MC9S12E-Family Device User Guide V01.04
中文描述： 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112
封裝： LQFP-112
文件頁數(shù)： 80/156頁
文件大小： 3077K
代理商： MC9S12E64MPV
Device User Guide — 9S12E128DGV1/D V01.04
80
2.3 Detailed Signal Descriptions
2.3.1 EXTAL, XTAL — Oscillator Pins
EXTAL and XTAL are the external clock and crystal driver pins. On reset all the device clocks are derived
from the EXTAL input frequency. XTAL is the crystal output.
2.3.2 RESET — External Reset Pin
RESET is an active low bidirectional control signal that acts as an input to initialize the MCU to a known
start-up state. It also acts as an open-drain output to indicate that an internal failure has been detected in
either the clock monitor or COP watchdog circuit. External circuitry connected to the RESET pin should
not include a large capacitance that would interfere with the ability of this signal to rise to a valid logic one
within 32 ECLK cycles after the low drive is released. Upon detection of any reset, an internal circuit
drives the RESET pin low and a clocked reset sequence controls when the MCU can begin normal
processing The RESET pin includes an internal pull up device.
2.3.3 TEST — Test Pin
The TEST pin is reserved for test and must be tied to VSS in all applications.
2.3.4 XFC — PLL Loop Filter Pin
Dedicated pin used to create the PLL loop filter. See appendix
B.4.3.1
and the CRG Block Guide for more
detailed information.
2.3.5 BKGD / TAGHI / MODC — Background Debug, Tag High & Mode Pin
The BKGD / TAGHI / MODC pin is used as a pseudo-open-drain pin for the background debug
communication. It is used as a MCU operating mode select pin during reset. The state of this pin is latched
to the MODC bit at the rising edge of RESET. In MCU expanded modes of operation, when instruction
tagging is on, an input low on this pin during the falling edge of E-clock tags the high half of the instruction
word being read into the instruction queue. This pin always has an internal pull up.
2.3.6 PA[7:0] / ADDR[15:8] / DATA[15:8] — Port A I/O Pins
PA[7:0] are general purpose input or output pins. In MCU expanded modes of operation, these pins are
used for the multiplexed external address and data bus. PA[7:0] pins are not available in the 80 pin package
version.
2.3.7 PB[7:0] / ADDR[7:0] / DATA[7:0] — Port B I/O Pins
PB[7:0] are general purpose input or output pins. In MCU expanded modes of operation, these pins are
used for the multiplexed external address and data bus. PB[7:0] pins are not available in the 80 pin package
version.
F
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
MC33883R2 H-Bridge Gate Driver IC
MC68HC11A8FN1 8-Bit Microcontrollers
MC9S12E128MPV MC9S12E-Family Device User Guide V01.04
MC9328MX21 i.MX family of microprocessors
MC9328MX21CVG i.MX family of microprocessors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9S12E64MPVE 功能描述:16位微控制器 - MCU MORAY EEL RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
MC9S12G128MLF 制造商:Freescale Semiconductor 功能描述:16BIT 96K FLASH - Trays
MC9S12G128MLH 制造商:Freescale Semiconductor 功能描述:MC9S12G128MLH - Bulk
MC9S12G128MLL 制造商:Freescale Semiconductor 功能描述:MCU 16BIT 128K FLASH - Trays
MC9S12G192CLL 制造商:Freescale Semiconductor 功能描述:MC9S12G192CLL - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*