- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359669 > MC9328MXLVF20 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) i.MX Integrated Portable System Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | MC9328MXLVF20 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 元件分類： | 微處理器 |
| 英文描述： | i.MX Integrated Portable System Processor |
| 中文描述： | i.MX處理器集成的便攜式系統(tǒng) |
| 文件頁數(shù)： | 86/96頁 |
| 文件大小： | 1495K |
| 代理商： | MC9328MXLVF20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當(dāng)前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
MC9328MX1 Advance Information, Rev. 4
86
Freescale Semiconductor
Specifications
27b
STCK high to STXD low
9.12
18.24
8.0
16.0
ns
28
STCK high to STXD high impedance
18.47
28.5
16.2
25.0
ns
29
SRXD setup time before SRCK low
1.14
–
1.0
–
ns
30
SRXD hole time after SRCK low
0
–
0
–
ns
Synchronous Internal Clock Operation (Port C Primary Function)
2
31
SRXD setup before STCK falling
15.4
–
13.5
–
ns
32
SRXD hold after STCK falling
0
–
0
–
ns
Synchronous External Clock Operation (Port C Primary Function)
2
33
SRXD setup before STCK falling
1.14
–
1.0
–
ns
34
SRXD hold after STCK falling
0
–
0
–
ns
1.
All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a
non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been
inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync
STFS/SRFS shown in the tables and in the figures.
There are 2 sets of I/O signals for the SSI module. They are from Port C primary function (PC3 – PC8)
and Port B alternate function (PB14 – PB19). When SSI signals are configured as outputs, they can be
viewed both at Port C primary function and Port B alternate function. When SSI signals are configured as
input, the SSI module selects the input based on status of the FMCR register bits in the Clock controller
module (CRM). By default, the input are selected from Port C primary function.
bl = bit length; wl = word length.
2.
3.
Table 41. SSI 2 Timing Parameter Table
Ref
No.
Parameter
1.8V +/- 0.10V
3.0V +/- 0.30V
Unit
Minimum
Maximum
Minimum
Maximum
Internal Clock Operation
1
(Port B Alternate Function)
2
1
STCK/SRCK clock period
1
95
–
83.3
–
ns
2
STCK high to STFS (bl) high
3
1.7
4.8
1.5
4.2
ns
3
SRCK high to SRFS (bl) high
3
-0.1
1.0
-0.1
1.0
ns
4
STCK high to STFS (bl) low
3
3.08
5.24
2.7
4.6
ns
5
SRCK high to SRFS (bl) low
3
1.25
2.28
1.1
2.0
ns
Table 40. SSI 1 Timing Parameter Table (Continued)
Ref
No.
Parameter
1.8V +/- 0.10V
3.0V +/- 0.30V
Unit
Minimum
Maximum
Minimum
Maximum
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9328MXLVH20 | i.MX Integrated Portable System Processor |
| MC9328MXLVM20 | i.MX Integrated Portable System Processor |
| MC9328MXLVP20 | i.MX Integrated Portable System Processor |
| MC9328MXLDVF20 | i.MX Integrated Portable System Processor |
| MC9328MXLDVH20 | i.MX Integrated Portable System Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC9328MXLVF20R2 | 制造商:Rochester Electronics LLC 功能描述:DRAGONBALL CORSICA 225 - Bulk |
| MC9328MXLVH15 | 制造商:FREESCALE-SEMI 功能描述: |
| MC9328MXLVH20 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor |
| MC9328MXLVH20R2 | 制造商:Rochester Electronics LLC 功能描述:DRAGONBALL CORSICA - Bulk 制造商:Motorola Inc 功能描述: |
| MC9328MXLVM15 | 功能描述:處理器 - 專門應(yīng)用 DRAGONBALL CORSICA PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。