<rt id="gdg8r"><delect id="gdg8r"></delect></rt><code id="gdg8r"><thead id="gdg8r"></thead></code>
  • <rt id="gdg8r"><delect id="gdg8r"><small id="gdg8r"></small></delect></rt>
  • <li id="gdg8r"><dl id="gdg8r"><xmp id="gdg8r">
    參數(shù)資料
    型號(hào): MC9328MXLDVP20R2
    廠商: Freescale Semiconductor
    文件頁(yè)數(shù): 50/90頁(yè)
    文件大?。?/td> 0K
    描述: IC MCU I.MX 200MHZ 225-MAPBGA
    標(biāo)準(zhǔn)包裝: 1,000
    系列: i.MXL
    核心處理器: ARM9
    芯體尺寸: 32-位
    速度: 200MHz
    連通性: EBI/EMI,I²C,MMC/SD,SPI,SSI,UART/USART,USB
    外圍設(shè)備: DMA,I²S,LCD,POR,PWM,WDT
    輸入/輸出數(shù): 97
    程序存儲(chǔ)器類型: ROMless
    電壓 - 電源 (Vcc/Vdd): 1.7 V ~ 3.3 V
    振蕩器型: 外部
    工作溫度: -30°C ~ 70°C
    封裝/外殼: 225-LFBGA
    包裝: 帶卷 (TR)
    Functional Description and Application Information
    MC9328MXL Technical Data, Rev. 8
    54
    Freescale Semiconductor
    4.4.4
    Non-TFT Panel Timing
    Figure 33. Non-TFT Panel Timing
    4.5
    SPI Timing Diagrams
    To use the internal transmit (TX) and receive (RX) data FIFOs when the SPI 1 module is configured as a
    master, two control signals are used for data transfer rate control: the SS signal (output) and the SPI_RDY
    signal (input). The SPI1 Sample Period Control Register (PERIODREG1) and the SPI2 Sample Period
    Control Register (PERIODREG2) can also be programmed to a fixed data transfer rate for either SPI 1 or
    SPI 2. When the SPI 1 module is configured as a slave, the user can configure the SPI1 Control Register
    (CONTROLREG1) to match the external SPI master’s timing. In this configuration, SS becomes an input
    signal, and is used to latch data into or load data out to the internal data shift registers, as well as to
    increment the data FIFO. Figure 34 through Figure 38 show the timing relationship of the master SPI using
    different triggering mechanisms.
    Table 17. Non TFT Panel Timing Diagram
    Symbol
    Parameter
    Allowed Register
    Minimum Value1, 2
    1 Maximum frequency of LCDC_CLK is 48 MHz, which is controlled by Peripheral Clock Divider Register.
    2 Maximum frequency of SCLK is HCLK / 5, otherwise LD output will be wrong.
    Actual Value
    Unit
    T1
    HSYN to VSYN delay3
    3 VSYN, HSYN and SCLK can be programmed as active high or active low. In the above timing diagram, all
    these 3 signals are active high.
    0HWAIT2+2
    Tpix4
    4 Tpix is the pixel clock period which equals LCDC_CLK period * (PCD + 1).
    T2
    HSYN pulse width
    0
    HWIDTH+1
    Tpix
    T3
    VSYN to SCLK
    0
    ≤ T3 ≤ Ts5
    5 Ts is the shift clock period. Ts = Tpix * (panel data bus width).
    T4
    SCLK to HSYN
    0
    HWAIT1+1
    Tpix
    T1
    T2
    T4
    T3
    XMAX
    VSYN
    SCLK
    HSYN
    LD[15:0]
    T2
    T1
    Ts
    相關(guān)PDF資料
    PDF描述
    VI-B2L-IY-F1 CONVERTER MOD DC/DC 28V 50W
    VI-B2K-IY-F4 CONVERTER MOD DC/DC 40V 50W
    VI-B2J-IY-F2 CONVERTER MOD DC/DC 36V 50W
    VI-B2H-IY-F2 CONVERTER MOD DC/DC 52V 50W
    MC68HC16Z1CAG16 IC MCU 16BIT 16MHZ 144-LQFP
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MC9328MXLP/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
    MC9328MXLRM/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
    MC9328MXLVF20 制造商:Rochester Electronics LLC 功能描述:DRAGONBALL CORSICA 225 - Bulk 制造商:Motorola Inc 功能描述:
    MC9328MXLVF20R2 制造商:Rochester Electronics LLC 功能描述:DRAGONBALL CORSICA 225 - Bulk
    MC9328MXLVH15 制造商:FREESCALE-SEMI 功能描述: