- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384729 > MC74LVX573DTR2 (ON SEMICONDUCTOR) Octal D-Type Latch with 3-State Outputs With 5 V−Tolerant Inputs PDF資料下載
參數(shù)資料
| 型號(hào)： | MC74LVX573DTR2 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal D-Type Latch with 3-State Outputs With 5 V−Tolerant Inputs |
| 中文描述： | LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 封裝： | LEAD FREE, TSSOP-20 |
| 文件頁(yè)數(shù)： | 2/8頁(yè) |
| 文件大?。?/td> | 112K |
| 代理商： | MC74LVX573DTR2 |
MC74LVX573
http://onsemi.com
2
Figure 2. Logic Diagram
O0
D0
O1
D1
O2
D2
O3
D3
O4
D4
O5
D5
O6
D6
O7
D7
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
LE
OE
2
3
4
5
6
7
8
9
19
18
17
16
15
14
13
12
11
1
Table 1. PIN NAMES
Pins
Function
OE
LE
D0D7
O0O7
Output Enable Input
Latch Enable Input
Data Inputs
3State Latch Outputs
INPUTS
OUTPUTS
OE
LE
Dn
On
OPERATING MODE
L
L
H
H
H
L
H
L
Transparent (Latch
Disabled); Read Latch
L
L
L
L
h
l
H
L
Latched (Latch Enabled)
Read Latch
L
L
X
NC
Hold; Read Latch
H
L
X
Z
Hold; Disabled Outputs
H
H
H
H
H
L
Z
Z
Transparent (Latch
Disabled); Disabled Outputs
H
H
L
L
h
l
Z
Z
Latched (Latch Enabled);
Disabled Outputs
H = High Voltage Level; h = High Voltage Level One Setup Time
Prior to the Latch Enable HightoLow Transition; L = Low
Voltage Level; l = Low Voltage Level One Setup Time Prior to the
Latch Enable HightoLow Transition; NC = No Change, State
Prior to the Latch Enable HightoLow Transition; X = High or
Low Voltage Level or Transitions are Acceptable; Z = High
Impedance State; For I
CC
Reasons DO NOT FLOAT Inputs.
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
out
CC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74LVX573DWR2 | Octal D-Type Latch with 3-State Outputs With 5 V−Tolerant Inputs |
| MC74LVX573DWR2G | Octal D-Type Latch with 3-State Outputs With 5 V−Tolerant Inputs |
| MC74LVX573MEL | Octal D-Type Latch with 3-State Outputs With 5 V−Tolerant Inputs |
| MC74LVX573MELG | Octal D-Type Latch with 3-State Outputs With 5 V−Tolerant Inputs |
| MC74LVX573MG | Octal D-Type Latch with 3-State Outputs With 5 V−Tolerant Inputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74LVX573DTR2G | 功能描述:閉鎖 LOG CMOS NINVRTR OCTAL RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| MC74LVX573DW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74LVX573DWR2 | 功能描述:閉鎖 2-3.6V Octal D-Type RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| MC74LVX573DWR2G | 功能描述:閉鎖 2-3.6V Octal D-Type w/3 State Outputs RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| MC74LVX573M | 功能描述:閉鎖 LOG CMOS NINVRTR OCTAL RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。