- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384729 > MC74LVX373DWR2G (ON SEMICONDUCTOR) Octal D-Type Latch with 3-State Outputs With 5V−Tolerant Inputs PDF資料下載
參數資料
| 型號： | MC74LVX373DWR2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | Octal D-Type Latch with 3-State Outputs With 5V−Tolerant Inputs |
| 中文描述： | LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 封裝： | LEAD FREE, SOIC-20 |
| 文件頁數： | 4/8頁 |
| 文件大?。?/td> | 111K |
| 代理商： | MC74LVX373DWR2G |
MC74LVX373
http://onsemi.com
4
1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
The specification applies to any outputs switching in the same direction, either HIGHtoLOW (t
OSHL
) or LOWtoHIGH (t
OSLH
); parameter
guaranteed by design.
Symbol
Typ
10.2
1.0
Parameter
Test Conditions
Min
7.5
10.0
5.8
t
,
PHL
D to O
C
L
= 50pF
6.0
18.0
1.0
1.0
21.0
1.5
1.5
t
PHL
t
LE to O
OE to O
V
= 3.3
0.3V
R
= 1k
R
L
= 1k
V
CC
= 3.3
±
0.3V
C
L
= 15pF
8.5
10.2
9.7
22.0
11.5
11.0
C
L
= 50pF
C
= 15pF
L
1.0
PZL
L
CC
R
= 1k
Output Enable Time
CC
L
C
= 50pF
1.0
22.0
18.5
t
t
OSLH
(Note 1)
C
L
= 50pF
15.0
t
PLZ
,
Output Disable Time
V
= 2.7V
V
CC
= 3.3
±
0.3V
V
CC
= 2.7V
C
L
= 50pF
9.8
18.0
1.5
1.5
1.0
21.0
ns
OutputtoOutput Skew
L
14.5
C
= 50pF
C
L
= 50pF
ns
2. C
PD
Average operating current can be obtained by the equation: I
CC(OPR
)
= C
PD
V
CC
f
in
+ I
CC
/8 (per latch). C
PD
is used to determine the
noload dynamic power consumption; P
D
= C
PD
V
CC2
f
in
+ I
CC
V
CC
.
Symbol
Typ
Parameter
Min
6
27
C
C
Maximum ThreeState Output Capacitance
pF
Power Dissipation Capacitance (Note 2)
pF
NOISE CHARACTERISTICS
(Input t
r
= t
f
= 3.0ns, C
L
= 50pF, V
CC
= 3.3V, Measured in SOIC Package)
T
A
= 25
°
C
Typ
Symbol
Characteristic
Max
Unit
V
OLP
V
OLV
V
IHD
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum High Level Dynamic Input Voltage
0.5
0.8
V
0.5
0.8
V
2.0
V
V
ILD
Maximum Low Level Dynamic Input Voltage
0.8
V
TIMING REQUIREMENTS
(Input t
r
= t
f
= 3.0ns)
T
A
= 25
°
C
Typ
T
A
= 40 to 85
°
C
Limit
Symbol
Parameter
Test Conditions
Limit
Unit
t
w(h)
Minimum Pulse Width, LE
V
CC
= 2.7V
V
CC
= 3.3
±
0.3V
6.5
5.0
7.5
5.0
ns
t
su
Minimum Setup Time, D to LE
V
CC
= 2.7V
V
CC
= 3.3
±
0.3V
6.0
4.0
6.0
4.0
ns
t
h
Minimum Hold Time, D to LE
V
CC
= 2.7V
V
CC
= 3.3
±
0.3V
1.0
1.0
1.0
1.0
ns
相關PDF資料 |
PDF描述 |
|---|---|
| MC74LVX373MEL | Octal D-Type Latch with 3-State Outputs With 5V−Tolerant Inputs |
| MC74LVX373MELG | Octal D-Type Latch with 3-State Outputs With 5V−Tolerant Inputs |
| MC74LVX373MG | Octal D-Type Latch with 3-State Outputs With 5V−Tolerant Inputs |
| MC74LVX374DTR2 | Octal D-Type Flip-Flop with 3-State Outputs With 5V−Tolerant Inputs |
| MC74LVX374DWR2 | Octal D-Type Flip-Flop with 3-State Outputs With 5V−Tolerant Inputs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC74LVX373M | 功能描述:閉鎖 2-3.6V Octal RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| MC74LVX373MEL | 功能描述:閉鎖 2-3.6V Octal RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| MC74LVX373MELG | 功能描述:閉鎖 2-3.6V Octal Transparent RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| MC74LVX373MG | 功能描述:閉鎖 2-3.6V Octal Transparent RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| MC74LVX374DT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。