- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371063 > MC74HC165D (MOTOROLA INC) 8-Bit Serial or Parallel-Input/Serial-Output Shift Register PDF資料下載
參數(shù)資料
| 型號(hào)： | MC74HC165D |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 通用總線功能 |
| 英文描述： | 8-Bit Serial or Parallel-Input/Serial-Output Shift Register |
| 中文描述： | HC/UH SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDSO16 |
| 封裝： | 0.150 INCH, PLASTIC, SOIC-16 |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大小： | 280K |
| 代理商： | MC74HC165D |
SEMICONDUCTOR TECHNICAL DATA
1
REV 0
Motorola, Inc. 1995
10/95
" #"
#"#" " !"
High–Performance Silicon–Gate CMOS
The MC54/74HC165A is identical in pinout to the LS165. The device
inputs are compatible with standard CMOS outputs; with pullup resistors,
they are compatible with LSTTL outputs.
This device is an 8–bit shift register with complementary outputs from the
last stage. Data may be loaded into the register either in parallel or in serial
form. When the Serial Shift/Parallel Load input is low, the data is loaded
asynchronously in parallel. When the Serial Shift/Parallel Load input is high,
the data is loaded serially on the rising edge of either Clock or Clock Inhibit
(see the Function Table).
The 2–input NOR clock may be used either by combining two independent
clock sources or by designating one of the clock inputs to act as a clock
inhibit.
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1
μ
A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 286 FETs or 71.5 Equivalent Gates
LOGIC DIAGRAM
FUNCTION TABLE
Internal Stages
Inputs
Output
Operation
Serial Shift/
Parallel Load
L
H
H
H
H
H
H
H
X = don’t care
Clock
X
Clock
Inhibit
X
L
L
SA
X
L
H
L
H
X
X
X
A – H
a
…
h
X
X
X
X
X
X
X
QA
a
L
H
L
H
QB
b
QAn
QAn
QAn
QAn
QH
h
QGn
QGn
QGn
QGn
Asynchronous Parallel Load
Serial Shift via Clock
L
L
X
H
L
Serial Shift via Clock Inhibit
H
X
L
No Change
Inhibited Clock
No Change
No Clock
QAn – QGn = Data shifted from the preceding stage
This document contains information on a product under development. Motorola reserves the right to change or
discontinue this product without notice.
PIN ASSIGNMENT
13
14
15
16
9
10
11
12
5
4
3
2
1
8
7
6
B
C
D
CLOCK INHIBIT
VCC
QH
SA
A
F
E
CLOCK
SERIAL SHIFT/
PARALLEL LOAD
GND
QH
H
G
D SUFFIX
SOIC PACKAGE
CASE 751B–05
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
ORDERING INFORMATION
MC54HCXXXAJ
MC74HCXXXAN
MC74HCXXXAD
MC74HCXXXADT
Ceramic
Plastic
SOIC
TSSOP
1
16
1
16
J SUFFIX
CERAMIC PACKAGE
CASE 620–10
1
16
1
16
DT SUFFIX
TSSOP PACKAGE
CASE 948F–01
PIN 16 = VCC
PIN 8 = GND
11
12
13
14
3
4
5
6
10
A
B
C
D
E
F
G
H
SA
PARALLEL
DATA
INPUTS
SERIAL
DATA
INPUT
SERIAL SHIFT/
PARALLEL LOAD
1
2
15
CLOCK
CLOCK INHIBIT
9
7
QH
QH
SERIAL
DATA
OUTPUTS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74HC165N | 8-Bit Serial or Parallel-Input/Serial-Output Shift Register |
| MC74HC173D | Quad 3-State D Flip-Flop with Common Clock and Reset |
| MC74HC173N | Quad 3-State D Flip-Flop with Common Clock and Reset |
| MC74HC174AD | Hex D Flip-Flop witth Common Clock and Reset |
| MC74HC174AN | Hex D Flip-Flop witth Common Clock and Reset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74HC165DR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74HC165FL1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74HC165FR1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74HC165N | 制造商: 功能描述: 制造商:Motorola Inc 功能描述: 制造商:undefined 功能描述: |
| MC74HC173F | 制造商:Motorola Inc 功能描述: 制造商:ON Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。