- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11942 > MC705P6ACDWER (Freescale Semiconductor)IC MCU 8BIT EPROM 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | MC705P6ACDWER |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 29/98頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 8BIT EPROM 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | HC05 |
| 核心處理器： | HC05 |
| 芯體尺寸： | 8-位 |
| 速度： | 2.1MHz |
| 連通性： | SIO |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 21 |
| 程序存儲器容量： | 4.5KB（4.5K x 8） |
| 程序存儲器類型： | OTP |
| RAM 容量： | 176 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 4x8b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
Interrupt Types
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
Freescale Semiconductor
35
5.2 Interrupt Types
The interrupts fall into three categories: reset, software, and hardware.
5.2.1 Reset Interrupt Sequence
The reset function is not in the strictest sense an interrupt; however, it is acted upon in a similar manner
as shown in Figure 5-1. A low-level input on the RESET pin or internally generated RST signal causes
the program to vector to its starting address which is specified by the contents of memory locations $1FFE
and $1FFF. The I bit in the condition code register is also set. The MCU is configured to a known state
during this type of reset as previously described in Chapter 4 Resets.
5.2.2 Software Interrupt (SWI)
The SWI is an executable instruction. It is also a non-maskable interrupt since it is executed regardless
of the state of the I bit in the CCR. As with any instruction, interrupts pending during the previous
instruction will be serviced before the SWI opcode is fetched. The interrupt service routine address for the
SWI instruction is specified by the contents of memory locations $1FFC and $1FFD.
5.2.3 Hardware Interrupts
All hardware interrupts are maskable by the I bit in the CCR. If the I bit is set, all hardware interrupts
(internal and external) are disabled. Clearing the I bit enables the hardware interrupts. Four hardware
interrupts are explained in the following subsections.
5.2.3.1 External Interrupt (IRQ)
The IRQ/VPP pin drives an asynchronous interrupt to the CPU. An edge detector flip-flop is latched on the
falling edge of IRQ/VPP. If either the output from the internal edge detector flip-flop or the level on the
IRQ/VPP pin is low, a request is synchronized to the CPU to generate the IRQ interrupt. If the LEVEL bit
in the mask option register is clear (edge-sensitive only), the output of the internal edge detector flip-flop
is sampled and the input level on the IRQ/VPP pin is ignored. The interrupt service routine address is
specified by the contents of memory locations $1FFA and $1FFB. If the port A interrupts are enabled by
the MOR, they generate external interrupts identically to the IRQ/VPP pin.
NOTE
The internal interrupt latch is cleared nine internal clock cycles after the
interrupt is recognized (immediately after location $1FFA is read).
Therefore, another external interrupt pulse could be latched during the IRQ
service routine.
Another interrupt will be serviced if the IRQ pin is still in a low state when
the RTI in the service routine is executed.
5.2.3.2 Input Capture Interrupt
The input capture interrupt is generated by the 16-bit timer as described in Chapter 8 Capture/Compare
Timer. The input capture interrupt flag is located in register TSR and its corresponding enable bit can be
found in register TCR. The I bit in the CCR must be clear for the input capture interrupt to be enabled. The
interrupt service routine address is specified by the contents of memory locations $1FF8 and $1FF9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S08QE4CTG | IC MCU 8BIT 4K FLASH 16-TSSOP |
| MC705X32CFUE4R | IC MCU 8BIT 32K FLASH 64-QFP |
| VE-B12-CU-F3 | CONVERTER MOD DC/DC 15V 200W |
| MC705X32MFUE4 | IC MCU 8BIT 32K FLASH 64-QFP |
| HCE103MBCEJ0KR | CAP CER 10000PF 3KV 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC705P6ACPE | 功能描述:8位微控制器 -MCU HC705P6A 176 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC705P6AMDWE | 功能描述:8位微控制器 -MCU MCU 176 BYTES RAM EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC705P6AMPE | 功能描述:8位微控制器 -MCU 705P6A 176 BYTES RAM EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC705P6ECDWE | 功能描述:8位微控制器 -MCU MC68HC705P6E SERIES RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC705P6ECPE | 功能描述:8位微控制器 -MCU 8B OTP MCU - 705P6E RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。