
Enhanced Serial Communications Interface (ESCI) Module
I/O Registers
MC68HC908GZ60 MC68HC908GZ48 MC68HC908GZ32
Data Sheet
MOTOROLA
Enhanced Serial Communications Interface (ESCI) Module
227
14.8.3 ESCI Control Register 3
ESCI control register 3 (SCC3):
Stores the ninth ESCI data bit received and the ninth ESCI data bit to be
transmitted.
Enables these interrupts:
–
Receiver overrun
–
Noise error
–
Framing error
–
Parity error
R8 — Received Bit 8
When the ESCI is receiving 9-bit characters, R8 is the read-only ninth bit (bit 8)
of the received character. R8 is received at the same time that the SCDR
receives the other 8 bits.
When the ESCI is receiving 8-bit characters, R8 is a copy of the eighth bit (bit 7).
Reset has no effect on the R8 bit.
T8 — Transmitted Bit 8
When the ESCI is transmitting 9-bit characters, T8 is the read/write ninth bit
(bit 8) of the transmitted character. T8 is loaded into the transmit shift register at
the same time that the SCDR is loaded into the transmit shift register. Reset
clears the T8 bit.
ORIE — Receiver Overrun Interrupt Enable Bit
This read/write bit enables ESCI error CPU interrupt requests generated by the
receiver overrun bit, OR. Reset clears ORIE.
1 = ESCI error CPU interrupt requests from OR bit enabled
0 = ESCI error CPU interrupt requests from OR bit disabled
NEIE — Receiver Noise Error Interrupt Enable Bit
This read/write bit enables ESCI error CPU interrupt requests generated by the
noise error bit, NE. Reset clears NEIE.
1 = ESCI error CPU interrupt requests from NE bit enabled
0 = ESCI error CPU interrupt requests from NE bit disabled
Address:
$0015
Bit 7
654321
Bit 0
Read:
R8
T8
R
ORIE
NEIE
FEIE
PEIE
Write:
Reset:
U
0000000
= Unimplemented
R
= Reserved
U = Unaffected
Figure 14-12. ESCI Control Register 3 (SCC3)