
Technical Data
M68HC11K Family
194
Timing System
MOTOROLA
Timing System
9.5.3 Timer Interrupt Flag 1 Register
Clear each flag by writing a 1 to the corresponding bit position.
ICxF — Input Capture x Flag
Set each time a selected active edge is detected on the
corresponding input capture line.
I4/O5F — Input Capture 4/Output Compare 5 Flag
Set each time a selected active edge is detected on the IC4 line if IC4
is enabled.
9.5.4 Timer Interrupt Mask 1 Register
Bits in TMSK1 correspond bit for bit with flag bits in TFLG1.
ICxI — Input Capture Interrupt Enable Bit
If the ICxI enable bit is set when the ICxF flag bit is set, a hardware
interrupt sequence is requested.
Address: $0023
Bit 7
6
54321
Bit 0
Read:
OC1F
OC2F
OC3F
OC4F
I4/O5F
IC1F
IC2F
IC3F
Write:
Reset:
00
000000
Figure 9-10. Timer Interrupt Flag 1 Register (TFLG1)
Address: $0022
Bit 7
6
54321
Bit 0
Read:
OC1I
OC2I
OC3I
OC4I
I4/O5I
IC1I
IC2I
IC3I
Write:
Reset:
00
000000
Figure 9-11. Timer Interrupt Mask 1 Register (TMSK1)