參數(shù)資料
型號: MC68HC705V8CB
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56
封裝: SDIP-56
文件頁數(shù): 8/172頁
文件大?。?/td> 615K
代理商: MC68HC705V8CB
MOTOROLA
SECTION 14: SERIAL PERIPHERAL INTERFACE
Page 94
MC68HC705V8 Specification Rev. 2.1
CPOL - Clock Polarity
When the clock polarity bit is cleared and data is not being transferred, a steady
state low value is produced at the SCK pin of the master device. Conversely, if
this bit is set, the SCK pin will idle high. This bit is also used in conjunction with
the clock phase control bit to produce the desired clock-data relationship
between master and slave. Figure 14-1 :
Data Clock Timing Diagram.
CPHA - Clock Phase
The clock phase bit, in conjunction with the CPOL bit, controls the clock-data
relationship between master and slave. The CPOL bit can be thought of as
simply inserting an inverter in series with the SCK line. The CPHA bit selects one
of two fundamentally different clocking protocols. When CPHA=0, the shift clock
is the OR of SCK with SS. As soon as SS goes low, the transaction begins and
the first edge on SCK invokes the first data sample. When CPHA=1, the SS pin
may be thought of as a simple output enable control. Figure 14-1 :
Data Clock
Timing Diagram.
SPR1 and SPR0 - SPI Clock Rate Selects
These two bits select one of four baud rates (Figure 14-5) to be used as SCK if
the device is a master; however, they have no effect in the slave mode.
Figure 14-5:
Serial Peripheral Rate Selection
14.3.2
Serial Peripheral Status Register (SPSR)
Figure 14-6:
SPI Status Register (SPSR)
SPIF - SPI Transfer Complete Flag
The serial peripheral data transfer flag bit is set upon completion of data transfer
between the processor and external device. If SPIF goes high, and if SPIE is set,
a serial peripheral interrupt is generated. Clearing the SPIF bit is accomplished
by reading the SPSR (with SPIF set) followed by an access of the SPDR. Unless
SPSR is read (with SPIF set) first, attempts to write to SPDR are inhibited.
SPR1
SPR0
0
1
0
1
INT MCU CLOCK
DIVIDED BY
2
4
16
32
SPIF
MODF
————
WCOL
$0B
0
000000
0
RESET:
相關(guān)PDF資料
PDF描述
MC68HC705X4DWR2 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28
MC68HC05X4CDWR2 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PDSO28
MC68HC708KH12FU 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP64
MC68HC708LN56PV 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP144
MC68HC08LN56PV 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC706P6ACDW 制造商:Motorola Inc 功能描述:
MC68HC708MP16CFU 制造商:MAJOR 功能描述:
MC68HC711D3CFBE2 制造商:Freescale Semiconductor 功能描述:
MC68HC711D3CFN2 功能描述:IC MCU 2MHZ 4K OTP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC11 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND
MC68HC711D3CFNE2 功能描述:8位微控制器 -MCU 8B OTP 192RAM 2 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT