參數(shù)資料
    型號(hào): MC68HC705P6AMDW
    廠商: MOTOROLA INC
    元件分類: 微控制器/微處理器
    英文描述: 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
    封裝: SOIC-28
    文件頁數(shù): 74/130頁
    文件大小: 1541K
    代理商: MC68HC705P6AMDW
    Interrupts
    Advance Information
    MC68HC705P6A — Rev. 2.0
    48
    Interrupts
    MOTOROLA
    5.3.1 Reset Interrupt Sequence
    The reset function is not in the strictest sense an interrupt; however, it is
    acted upon in a similar manner as shown in Figure 5-1. A low-level input
    on the RESET pin or internally generated RST signal causes the
    program to vector to its starting address which is specified by the
    contents of memory locations $1FFE and $1FFF. The I bit in the
    condition code register is also set. The MCU is configured to a known
    state during this type of reset as previously described in Section 4.
    Resets.
    5.3.2 Software Interrupt (SWI)
    The SWI is an executable instruction. It is also a non-maskable interrupt
    since it is executed regardless of the state of the I bit in the CCR. As with
    any instruction, interrupts pending during the previous instruction will be
    serviced before the SWI opcode is fetched. The interrupt service routine
    address for the SWI instruction is specified by the contents of memory
    locations $1FFC and $1FFD.
    5.3.3 Hardware Interrupts
    All hardware interrupts are maskable by the I bit in the CCR. If the I bit is
    set, all hardware interrupts (internal and external) are disabled. Clearing
    the I bit enables the hardware interrupts. Four hardware interrupts are
    explained in the following subsections.
    5.3.3.1 External Interrupt (IRQ)
    The IRQ/VPP pin drives an asynchronous interrupt to the CPU. An edge
    detector flip-flop is latched on the falling edge of IRQ/VPP. If either the
    output from the internal edge detector flip-flop or the level on the
    IRQ/VPP pin is low, a request is synchronized to the CPU to generate the
    IRQ interrupt. If the LEVEL bit in the mask option register is clear (edge-
    sensitive only), the output of the internal edge detector flip-flop is
    sampled and the input level on the IRQ/VPP pin is ignored. The interrupt
    service routine address is specified by the contents of memory locations
    相關(guān)PDF資料
    PDF描述
    MC68HC705P6AMDWER2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
    MC68HC705P6ASD 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER
    MC68HC705P6AMDWR2 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
    MC68HC705P6ASD 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER
    MC68HC705P6ACSD 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MC68HC705P6AMP 制造商:Rochester Electronics LLC 功能描述:- Bulk
    MC68HC705P6CDW 制造商:Motorola Inc 功能描述:
    MC68HC705P6CP 制造商:Freescale Semiconductor 功能描述: 制造商:Motorola Inc 功能描述:
    MC68HC705P6ECDW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
    MC68HC705SR3CP 功能描述:IC MCU 3.75K 2.1MHZ OTP 40-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND