參數(shù)資料
型號(hào)： MC68HC705J1ACP
廠商： MOTOROLA INC
元件分類(lèi)： 微控制器/微處理器
英文描述： Microcontrollers
中文描述： 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP20
封裝： PLASTIC, DIP-20
文件頁(yè)數(shù)： 73/108頁(yè)
文件大?。?/td> 718K
代理商： MC68HC705J1ACP
Interrupts
MC68HC705KJ1 MC68HRC705KJ1 MC68HLC705KJ1 Data Sheet, Rev. 4.1
Freescale Semiconductor
73
8.2.3 COP Watchdog Reset
A timeout of the COP watchdog generates a COP reset. The COP watchdog is part of a software error
detection system and must be cleared periodically to start a new timeout period. To clear the COP
watchdog and prevent a COP reset, write a logic 0 to bit 0 (COPC) of the COP register at location $07F0.
8.2.4 Illegal Address Reset
An opcode fetch from an address not in RAM or EPROM generates a reset.
8.3 Interrupts
The following sources can generate interrupts:
SWI instruction
External interrupt pins
–
IRQ/V
PP
pin
–
PA0–PA3 pins
Timer
–
Real-time interrupt flag (RTIF)
–
Timer overflow flag (TOF)
An interrupt temporarily stops the program sequence to process a particular event. An interrupt does not
stop the operation of the instruction being executed, but takes effect when the current instruction
completes its execution. Interrupt processing automatically saves the CPU registers on the stack and
loads the program counter with a user-defined interrupt vector address.
8.3.1 Software Interrupt
The software interrupt (SWI) instruction causes a non-maskable interrupt.
8.3.2 External Interrupt
An interrupt signal on the IRQ/V
PP
pin latches an external interrupt request. When the CPU completes its
current instruction, it tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition
code register. If the I bit is clear, the CPU then begins the interrupt sequence.
The CPU clears the IRQ latch during interrupt processing, so that another interrupt signal on the IRQ/V
PP
pin can latch another interrupt request during the interrupt service routine. As soon as the I bit is cleared
during the return from interrupt, the CPU can recognize the new interrupt request.
Figure 8-4
shows the
IRQ/V
PP
pin interrupt logic.
Setting the I bit in the condition code register disables external interrupts.
The port A external interrupt bit (PIRQ) in the mask option register enables pins PA0–PA3 to function as
external interrupt pins.
The external interrupt sensitivity bit (LEVEL) in the mask option register controls interrupt triggering
sensitivity of external interrupt pins. The IRQ/V
PP
pin can be negative-edge triggered only or
negative-edge and low-level triggered. Port A external interrupt pins can be positive-edge triggered only
or both positive-edge and high-level triggered. The level-sensitive triggering option allows multiple
external interrupt sources to be wire-ORed to an external interrupt pin. An external interrupt request,
shown in
Figure 8-5
, is latched as long as any source is holding an external interrupt pin low.
相關(guān)PDF資料
PDF描述
MC68HC705J1ACDW Microcontrollers
MC68HC705V12CFN The Motorola microcontroller
MC68HC705V12 The Motorola microcontroller
MC68HC705JJ7 HCMOS Microcontroller Unit
MC68HC705SP7 HCMOS Microcontroller Unit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC705J1ACPE 功能描述:8位微控制器 -MCU HCO5 CORE+1.2K RAM + EPR RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HC705J2CDW 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:MicroController, 8-Bit, 20 Pin, Plastic, SOP
MC68HC705J2DW 制造商:Motorola Inc 功能描述:
MC68HC705J5ACP 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68HC705JB4DW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*