- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45226 > MC68HC11A1CFU2 (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11A1CFU2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | QFP-64 |
| 文件頁(yè)數(shù)： | 146/158頁(yè) |
| 文件大小： | 3803K |
| 代理商： | MC68HC11A1CFU2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)當(dāng)前第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
RESETS, INTERRUPTS, AND LOW POWER MODES
MC68HC11A8
9-8
TECHNICAL DATA
9
into two basic categories, maskable and non-maskable. In the MC68HC11A8 fifteen
of the interrupts can be masked using the condition code register I bit. In addition to
being maskable by the I bit in the condition code register, all of the on-chip interrupt
sources are individually maskable by local control bits.
The software interrupt (SWI instruction) is a non-maskable instruction rather than a
maskable interrupt source. The illegal opcode interrupt is a non-maskable interrupt.
The last interrupt source, external input to the XIRQ pin, is considered a non-maskable
interrupt because once enabled, it cannot be masked by software; however, it is
masked during reset and upon receipt of an interrupt at the XIRQ pin. Table 9-2, Table
the actual condition code and control bits that mask it. A discussion of the various in-
terrupts is provided below. Figure 9-3 shows the interrupt stacking order.
Table 9-2 IRQ Vector Interrupts
Interrupt Cause
Local Mask
External Pin
None
Parallel l/O Handshake
STAI
Table 9-3 Interrupt Vector Assignments
Vector
Interrupt Source
CC
Local Mask
Address
Register Mask
FFC0, C1
Reserved
—
FFD4, D5
Reserved
—
FFD6, D7
SCI Serial System
I Bit
See Table 9-3
FFD8, D9
SPI Serial Transfer Complete
I Bit
SPIE
FFDA, DB
Pulse Accumulator Input Edge
I Bit
PAII
FFDC, DD
Pulse Accumulator Overflow
I Bit
PAOVI
FFDE, DF
Timer Overflow
I Bit
TOI
FFE0, E1
Timer Output Compare 5
I Bit
OC5I
FFE2, E3
Timer Output Compare 4
I Bit
OC4I
FFE4, E5
Timer Output Compare 3
I Bit
OC3I
FFE6, E7
Timer Output Compare 2
I Bit
OC2I
FFE8, E9
Timer Output Compare 1
I Bit
OC1I
FFEA, EB
Timer Input Capture 3
I Bit
OC3I
FFEC, ED
Timer Input Capture 2
I Bit
OC2I
FFEE, EF
Timer Input Capture 1
I Bit
OC1I
FFF0, F1
Real Time Interrupt
I Bit
RTII
FFF2, F3
IRQ (External Pin or Parallel l/O)
I Bit
See Table 9-4
FFF4, F5
XIRQ Pin (Pseudo Non-Maskable Interrupt)
X Bit
None
FFF6, F7
SWI
None
FFF8, F9
Illegal Opcode Trap
None
FFFA, FB
COP Failure (Reset)
None
NOCOP
FFFC, FD
COP Clock Monitor Fail (Reset)
None
CME
FFFE, FF
RESET
None
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11A8BMP2 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48 |
| MC68HC11A0CFU2 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC11A0CP2 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48 |
| MC68HC11A8BCFN2 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC11A8BVP2 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11A1CFU3 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A1CP2 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A1CP3 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A1FN | 制造商: 功能描述: |
| MC68HC11A1MFN | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:8-Bit Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。