參數(shù)資料
型號(hào): MC68HC05K3P
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16
封裝: PLASTIC, DIP-16
文件頁(yè)數(shù): 121/132頁(yè)
文件大小: 2612K
代理商: MC68HC05K3P
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)當(dāng)前第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
Personality EEPROM (PEEPROM)
PEEPROM Serial Programming
MC68HC05K3 — Rev. 5
Technical Data
Personality EEPROM (PEEPROM)
to the RESET pin. This device may be capable of heavily loading the
VDD supply source.
9.6.3 PEEPROM Serial Programming Mode Entry
The sequence for entry into the personality EEPROM serial
programming mode to program, erase, or read data is:
1. Connect all parallel device modules.
2. Apply 0 Vdc to the DATA, RESET, and SEL/CLK signal lines.
3. Apply a voltage VDDS to the VDD suppy line.
4. Apply VSELCKH to the SEL/CLK signal line.
5. Wait for the initial startup delay (16 or 4064 internal PH2 processor
clock cycles, depending on mask option). Then raise the RESET
signal line to VDDS.
6. Do not raise the DATA signal line to VDDS until after a time, tRDH.
7. During the select sequence, the SEL/CLK signal is toggled
between 0 Vdc and VSELCKH. The duration between transitions is
specified by tCLKHI and tCLKLO.
The device is now monitoring the IRQ and PB0 pins to determine the
type of procedure to execute. The state of the PB0 pin is examined
following each high-to-low transition of the IRQ pin, as shown in
The state of the PB0 pin during the second and third falling edges of
SEL/CLK determines the type of operation. If the operation is to program
or verify the contents of the personality EEPROM, an additional 128
falling edges are required to store or retrieve data. The type of internal
operation to be executed is defined in Table 9-2. The state of PB0 on the
first falling edge of SEL/CLK is of no consequence; however, PB0 must
remain low for a minimum of 10 internal clock cycles, tRDH, following
negation of RESET.
The time delays required for various PEEPROM serial program mode
operations are given in Table 9-3.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
ARCHIVED
BY
FREESCALE
SEMICONDUCT
OR,
INC.
2006
相關(guān)PDF資料
PDF描述
MC68HC05K3CSDR2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO20
MC68HC05K3CDWR2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16
MC68HC05K3DWR2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16
MC68HC05L25PB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52
MC68HC05L2CB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05L10 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcomputer Unit
MC68HC05L16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05L16CFU 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05L16FU 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05L2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit