- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > MC68EN360EM25 (MOTOROLA INC) 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68EN360EM25 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| 封裝： | PLASTIC, QFP-240 |
| 文件頁(yè)數(shù)： | 9/14頁(yè) |
| 文件大小： | 47K |
| 代理商： | MC68EN360EM25 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
4
MC68360 PRODUCT INFORMATION
MOTOROLA
QUICC ARCHITECTURE OVERVIEW
The QUICC is 32-bit controller that is an extension of other members of the Motorola M68300 family. Like
other members of the M68300 family, the QUICC incorporates the intermodule bus (IMB). (The MC68302 is
an exception, having an M68000 bus on chip.) The IMB provides a common interface for all modules of the
M68300 family, which allows Motorola to develop new devices more quickly by using the library of existing
modules. Although the IMB definition always included an option for an on-chip 32-bit bus, the QUICC is the
first device to implement this option.
The QUICC is comprised of three modules: the CPU32+ core, the SIM60, and the CPM. Each module
utilizes the 32-bit IMB. The MC68360 QUICC block diagram is shown in Figure 1.
EXTERNAL
BUS
INTERFACE
SYSTEM
PROTECTION
SIM 60
CPU32+
CORE
IMB (32 BIT)
RISC
CONTROLLER
SYSTEM
I/F
2.5-KBYTE
DUAL-PORT
RAM
DRAM
CONTROLLER
AND
CHIP SELECTS
CPM
PERIODIC
TIMER
CLOCK
GENERATION
OTHER
FEATURES
BREAKPOINT
LOGIC
JTAG
COMMUNICATIONS PROCESSOR
FOUR
GENERAL-
PURPOSE
TIMERS
INTERRUPT
CONTROLLER
OTHER
FEATURES
TIMER SLOT
ASSIGNER
SEVEN
SERIAL
CHANNELS
TWO
IDMAs
FOURTEEN SERIAL
DMAs
Figure 1. QUICC Block Diagram
CPU32+ Core
The CPU32+ core is a CPU32 that has been modified to connect directly to the 32-bit IMB and apply the
larger bus width. Although the original CPU32 core had a 32-bit internal data path and 32-bit arithmetic
hardware, its interface to the IMB was 16 bits. The CPU32+ core can operate on 32-bit external operands
with one bus cycle. This allows the CPU32+ core to fetch a long-word instruction in one bus cycle and to
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EN360FE33 | RISC MICROCONTROLLER, CQFP240 |
| MC68360RC25 | RISC MICROCONTROLLER, CPGA241 |
| MC68EN360RC25 | RISC MICROCONTROLLER, CPGA241 |
| MC68360FE25 | 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240 |
| MC68360CFE25 | RISC MICROCONTROLLER, CQFP240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EN360EM25C | 制造商:Motorola Inc 功能描述: |
| MC68EN360EM25K | 制造商:Motorola Inc 功能描述:68EN360EM25K |
| MC68EN360EM25L | 功能描述:IC MPU QUICC W/ETHERNET 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68EN360EM25VL | 功能描述:IC MPU QUICC W/ETHERNET 240-FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68EN360EM33K | 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:68EN360EM33K |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。